Indicates the number of edges of the digital signal that must occur for each iteration of the Timed Loop to execute.
Data type:
Where This Property Is Available:
Desktop OS: Windows
FPGA: Not supported
Web Server: Not supported in VIs that run in a web application