The IP to FPGA Conversion Utility has the following limitations:

  • No support for double precision ports.
  • Only registers CPU-FPGA communication through Read/Write controls.
  • No support for purely combinatorial circuits, such as circuits without clocks.