Data Transfer Using Memory Items
- Updated2023-02-17
- 2 minute(s) read
Data Transfer Using Memory Items
A memory item is a data storage container of a specified size, used to store and reference data samples on an FPGA. Unlike reading from a FIFO or register, you can read data from any location within a memory item, called an address, without respect to the order in which the data was written. You can create memory items in a resource collection or from within a document targeted to an FPGA.
You can read and write data to memory items on the FPGA at run time. You can also pre-initialize data which stores data in memory items, as ROM or RAM, prior to run time. You must always pre-initialize ROM. Pre-initialized data can save logic resources and computation time.
You can implement memory items using look-up tables, block RAM, or dynamic RAM. The best memory item implementation for your system depends on the needs of your particular application.
Memory Item Implementation | Advantages | Recommendations |
---|---|---|
Look-up tables (LUTs) |
|
Implement memory in LUTs when you need to read data from a memory item during the same cycle as the one in which you invoke the memory item. Implementing memory in LUTs consumes logic resources and reduces the number of logic resources available for data processing. |
Block RAM (BRAM) |
|
Implement memory items in BRAM to write data in one clock domain and read the data from the same clock domain. Use memory items implemented in BRAM to conserve LUTs on your FPGA. |
Dynamic RAM (DRAM) |
|
Implement memory items in DRAM when you need to store large sets of data that are not immediately required by other parts of your system. DRAM is ideal for storing large data sets in embedded applications. |
Related Information
- Storing and Transferring Data
Store and transfer data on an FPGA using resource items like FIFOs, memory items, FPGA registers, or handshake items. You can also transfer data on an FPGA using panel controls or indicators.
- Transferring Data Using a Memory Item
- Configurable Logic Blocks (CLBs) on an FPGA
A configurable logic block (CLB) is the basic repeating logic resource on an FPGA.
- Block RAM (BRAM) on an FPGA
Block RAM (BRAM) is a type of random access memory embedded throughout an FPGA for data storage.
- DRAM on an FPGA Target
Dynamic RAM (DRAM) is a type of random access memory used to store and access larger sets of data than block RAM (BRAM) or look-up tables (LUTs).