PCI/PXI-6250 Specifications

PCI/PXI-6250 Specifications

These specifications apply to the PCI-6250 and PXI-6250 models.

The following specifications are typical at 25 °C, unless otherwise noted.

Revision History

Version Date changed Description
375212E-01 November 2025 Updated I/O connector specifications.
375212D-01 June 2025 Added pinout diagrams.
375212C-01 June 2016 Updated AI absolute accuracy example values and added RoHS information.
375212B-01 September 2015 Updated formatting.
375212A-01 May 2015 Initial release.
371291H-01 June 2007 Original specifications document: NI 625x Specifications.

Looking For Something Else?

For information not found in the specifications for your product, such as operating instructions, browse Related Information.

PCI/PXI-6250 Pinout

Use the pinout to connect to terminals on the PCI/PXI-6250.



Analog Input

Table 1. Analog Input
Number of channels 8 differential or 16 single ended
ADC resolution 16 bits
DNL No missing codes guaranteed
INL Refer to AI Absolute Accuracy
Timing accuracy 50 ppm of sample rate
Timing resolution 50 ns
Input coupling DC
Input range ±0.1 V, ±0.2 V, ±0.5 V, ±1 V, ±2 V, ±5 V, ±10 V
Maximum working voltage for analog inputs (signal + common mode) ±11 V of AI GND
CMRR (DC to 60 Hz) 100 dB
Input bias current ±100 pA
Small signal bandwidth (-3 dB) 1.7 MHz
Input FIFO size 4,095 samples
Scan list memory 4,095 entries
Data transfers DMA (scatter-gather), interrupts, programmed I/O
Table 2. AI Sample Rate
Single channel maximum 1.25 MS/s
Multichannel maximum (aggregate) 1.00 MS/s
Minimum No minimum
Table 3. AI Input Impedance
Device on, AI+ to AI GND >10 GΩ in parallel with 100 pF
Device on, AI- to AI GND >10 GΩ in parallel with 100 pF
Device off, AI+ to AI GND 820 Ω
Device off, AI- to AI GND 820 Ω
Table 4. AI Crosstalk (at 100 kHz)
Adjacent channels -75 dB
Non-adjacent channels -95 dB
Table 5. AI Overvoltage Protection for All Analog Input and Sense Channels
Device on ±25 V for up to two AI pins
Device off ±15 V for up to two AI pins
Table 6. AI Input Current During Overvoltage Condition
Input current during overvoltage condition ±20 mA maximum/AI pin

Settling Time for Multichannel Measurements

Table 7. Settling Time for Multichannel Measurements
Range ±60 ppm of Step (±4 LSB for Full-Scale Step) ±15 ppm of Step (±1 LSB for Full-Scale Step)
±1 V, ±2 V, ±5 V, ±10 V 1 μs 1.5 μs
±0.5 V 1.5 μs 2 μs
±0.1 V, ±0.2 V 2 μs 8 μs

Typical Performance Graphs

Figure 1. Settling Error versus Time for Different Source Impedances


Figure 2. AI Small Signal Bandwidth


Figure 3. AI CMRR


AI Absolute Accuracy

Note Accuracies listed are valid for up to two years from the device external calibration.
Table 8. AI Absolute Accuracy
Nominal Range Positive Full Scale Nominal Range Negative Full Scale Residual Gain Error (ppm of Reading) Residual Offset Error (ppm of Range) Offset Tempco (ppm of Range/°C) Random Noise, σ (μVrms) Absolute Accuracy at Full Scale (μV) Sensitivity (μV)
10 -10 60 20 21 280 1,920 112.0
5 -5 70 20 21 140 1,010 56.0
2 -2 70 20 24 57 410 22.8
1 -1 80 20 27 32 220 12.8
0.5 -0.5 90 40 34 21 130 8.4
0.2 -0.2 130 80 55 16 74 6.4
0.1 -0.1 150 150 90 15 52 6.0
Note Sensitivity is the smallest voltage change that can be detected. It is a function of noise.
Table 9. AI Absolute Accuracy Values
Gain tempco 13 ppm/°C
Reference tempco 1 ppm/°C
INL error 60 ppm of range

AI Absolute Accuracy Equation

AbsoluteAccuracy = Reading · (GainError) + Range · (OffsetError) + NoiseUncertainty

  • GainError = ResidualAIGainError + GainTempco · (TempChangeFromLastInternalCal) + ReferenceTempco · (TempChangeFromLastExternalCal)
  • OffsetError = ResidualAIOffsetError + OffsetTempco · (TempChangeFromLastInternalCal) + INLError
  • NoiseUncertainty =
    RandomNoise3100
    for a coverage factor of 3 σ and averaging 100 points.

AI Absolute Accuracy Example

Absolute accuracy at full scale on the analog input channels is determined using the following assumptions:

  • TempChangeFromLastExternalCal = 10 °C
  • TempChangeFromLastInternalCal = 1 °C
  • number_of_readings = 100
  • CoverageFactor = 3 σ

For example, on the 10 V range, the absolute accuracy at full scale is as follows:

  • GainError = 60 ppm + 13 ppm · 1 + 1 ppm · 10 = 83 ppm
  • OffsetError = 20 ppm + 21 ppm · 1 + 60 ppm = 101 ppm
  • NoiseUncertainty =
    280µV3100
    = 84 µV
  • AbsoluteAccuracy = 10 V · (GainError) + 10 V · (OffsetError) + NoiseUncertainty = 1,920 µV

Analog Triggers

Table 10. Analog Triggers
Number of triggers 1
Source AI <0..15>, APFI 0
Functions Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Convert Clock, Sample Clock Timebase
Resolution 10 bits, 1 in 1,024
Modes Analog edge triggering, analog edge triggering with hysteresis, and analog window triggering
Accuracy ±1%
Table 11. Analog Trigger Source Level
AI <0..15> ±Full scale
APFI 0 ±10 V
Table 12. Analog Trigger Bandwidth (-3 dB)
AI <0..15> 3.4 MHz
APFI 0 3.9 MHz
Table 13. APFI 0
Input impedance 10 kΩ
Coupling DC
Protection, power on ±30 V
Protection, power off ±15 V

Digital I/O/PFI

Static Characteristics

Table 14. Static DIO/PFI Characteristics
Number of channels 24 total, 8 (P0.<0..7>), 16 (PFI <0..7>/P1, PFI <8..15>/P2)
Ground reference D GND
Direction control Each terminal individually programmable as input or output
Pull-down resistor 50 kΩ typical, 20 kΩ minimum
Input voltage protection ±20 V on up to two pins[1]1 Stresses beyond those listed under Input voltage protection may cause permanent damage to the device.

Waveform Characteristics (Port 0 Only)

Table 15. DIO Waveform Characteristics (Port 0 Only)
Terminals used Port 0 (P0.<0..7>)
Port/sample size Up to 8 bits
Waveform generation (DO) FIFO 2,047 samples
Waveform acquisition (DI) FIFO 2,047 samples
DI or DO Sample Clock source[2]2 The digital subsystem does not have its own dedicated internal timing engine. Therefore, a sample clock must be provided from another subsystem on the device or an external source. Any PFI, RTSI, AI Sample or Convert Clock, Ctr n Internal Output, and many other signals
Data transfers DMA (scatter-gather), interrupts, programmed I/O
Table 16. DI Sample Clock Frequency
DI Sample Clock frequency 0 MHz to 10 MHz, system and bus activity dependent
Table 17. DO Sample Clock Frequency
Regenerate from FIFO 0 MHz to 10 MHz
Streaming from memory 0 MHz to 10 MHz, system and bus activity dependent

PFI/Port 1/Port 2 Functionality

Table 18. PFI/Port 1/Port 2 Functionality
Functionality Static digital input, static digital output, timing input, timing output
Timing output sources Many AI, counter, DI, DO timing signals
Debounce filter settings 125 ns, 6.425 µs, 2.56 ms, disable; high and low transitions; selectable per input

Recommended Operating Conditions

Table 19. Recommended Operating Conditions
Level Minimum Maximum
Input high voltage (VIH) 2.2 V 5.25 V
Input low voltage (VIL) 0 V 0.8 V
Output high current (IOH) P0.<0..7> -24 mA
Output high current (IOH) PFI <0..15>/P1/P2 -16 mA
Output low current (IOL) P0.<0..7> 24 mA
Output low current (IOL) PFI <0..15>/P1/P2 16 mA

Electrical Characteristics

Table 20. Electrical Characteristics
Level Minimum Maximum
Positive-going threshold (VT+) 2.2 V
Negative-going threshold (VT-) 0.8 V
Delta VT hysteresis (VT+ - VT-) 0.2 V
IIL input low current (Vin = 0 V) -10 µA
IIH input high current (Vin = 5 V) 250 µA

Digital I/O Characteristics

Figure 4. P0.<0..7>: Ioh versus Voh


Figure 5. PFI <0..15>/P1/P2: Ioh versus Voh


Figure 6. P0.<0..7>: Iol versus Vol


Figure 7. PFI <0..15>/P1/P2: Iol versus Vol


General-Purpose Counters/Timers

Table 21. General-Purpose Counters/Timer
Number of counter/timers 2
Resolution 32 bits
Counter measurements Edge counting, pulse, semi-period, period, two-edge separation
Position measurements X1, X2, X4 quadrature encoding with Channel Z reloading; two-pulse encoding
Output applications Pulse, pulse train with dynamic updates, frequency division, equivalent time sampling
Internal base clocks 80 MHz, 20 MHz, 0.1 MHz
External base clock frequency 0 MHz to 20 MHz
Base clock accuracy 50 ppm
Inputs Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down
Routing options for inputs Any PFI, RTSI, PXI_TRIG, PXI_STAR, analog trigger, many internal signals
FIFO 2 samples
Data transfers Dedicated scatter-gather DMA controller for each counter/timer; interrupts; programmed I/O

Frequency Generator

Table 22. Frequency Generator
Number of channels 1
Base clocks 10 MHz, 100 kHz
Divisors 1 to 16
Base clock accuracy 50 ppm

Output can be available on any output PFI or RTSI terminal.

Phase-Locked Loop (PLL)

Table 23. PLL
Number of PLLs 1
Reference signal PXI_STAR, PXI_CLK10, RTSI <0..7>
Output of PLL 80 MHz Timebase; other signals derived from 80 MHz Timebase including 20 MHz and 100 kHz Timebases

External Digital Triggers

Table 24. External Digital Triggers
Source Any PFI, RTSI, PXI_TRIG, PXI_STAR
Polarity Software-selectable for most signals
Analog input function Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Convert Clock, Sample Clock Timebase
Counter/timer function Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down
Digital waveform generation (DO) function Sample Clock
Digital waveform acquisition (DI) function Sample Clock

Device-to-Device Trigger Bus

Table 25. Device-to-Device Trigger Bus
PCI RTSI <0..7>[3]3 In other sections of this document, RTSI refers to RTSI <0..7> for the PCI devices or PXI_TRIG <0..7> for PXI devices.
PXI PXI_TRIG <0..7>, PXI_STAR
Output selections 10 MHz Clock, frequency generator output, many internal signals
Debounce filter settings 125 ns, 6.425 μs, 2.56 ms, disable; high and low transitions; selectable per input

Bus Interface

Table 26. Bus Interface
PCI/PXI 3.3 V or 5 V signal environment
DMA channels 6, can be used for analog input, digital input, digital output, counter/timer 0, counter/timer 1

The PXI device supports one of the following features:

  • May be installed in PXI Express hybrid slots
  • Or, may be used to control SCXI in PXI/SCXI combo chassis

Power Requirements

Table 27. PCI/PXI Current Draw from Bus During No-Load Condition (Does Not Include P0/PFI/P1/P2 and +5 V Terminals)
+5 V 0.03 A
+3.3 V 0.725 A
+12 V 0.35 A
Table 28. PCI/PXI Current Draw from Bus During AI Overvoltage Condition (Does Not Include P0/PFI/P1/P2 and +5 V Terminals)
+5 V 0.03 A
+3.3 V 1.2 A
+12 V 0.38 A

Current Limits

Caution Exceeding the current limits may cause unpredictable behavior by the device and/or PC/chassis.
Table 29. PCI Current Limits
+5 V terminal 1 A maximum. See note.
Note Older revisions of the PCI device have a self-resetting fuse that opens when current exceeds the current limit on the +5 V terminal. Newer revisions of the device have a traditional fuse that opens when current exceeds this specification. This fuse is not customer-replaceable; if the fuse permanently opens, return the device to NI for repair.
Table 30. PXI Current Limits
+5 V terminal 1 A maximum. See note.
P0/PFI/P1/P2 and +5 V terminals combined 2 A maximum
Note Older revisions of the PXI module have a self-resetting fuse that opens when current exceeds the current limit on the +5 V terminal. Newer revisions of the module have a traditional fuse that opens when current exceeds this specification. This fuse is not customer-replaceable; if the fuse permanently opens, return the device to NI for repair.

Physical Characteristics

Table 31. Dimensions
PCI-6250 printed circuit board 10.6 cm × 15.5 cm (4.2 in. × 6.1 in.)
PXI-6250 printed circuit board Standard 3U PXI
Table 32. Weight
PCI-6250 142 g (5 oz)
PXI-6250 212 g (7.5 oz)
Table 33. I/O Connectors
I/O connectors 1 68-pin VHDCI

Calibration

Table 34. Calibration
Recommended warm-up time 15 minutes
Calibration interval 2 years

Maximum Working Voltage

Connect only voltages that are below these limits.

Table 35. Maximum Working Voltage
Channel-to-earth 11 V, Measurement Category I

Measurement Category I is for measurements performed on circuits not directly connected to the electrical distribution system referred to as MAINS voltage. MAINS is a hazardous live electrical supply system that powers equipment. This category is for measurements of voltages from specially protected secondary circuits. Such voltage measurements include signal levels, special equipment, limited-energy parts of equipment, circuits powered by regulated low-voltage sources, and electronics.

Caution Do not use for measurements within Categories II, III, or IV.
Note Measurement Categories CAT I and CAT O (Other) are equivalent. These test and measurement circuits are not intended for direct connection to the MAINS building installations of Measurement Categories CAT II, CAT III, or CAT IV.

Environmental

Table 36. Temperature
Operating 0 ºC to 55 ºC
Storage -20 ºC to 70 ºC
Table 37. Humidity
Humidity 10% RH to 90% RH, noncondensing
Table 38. Pollution Degree
Pollution Degree 2
Table 39. Maximum Altitude
Maximum altitude 2,000 m

Indoor use only.

Shock and Vibration (PXI Only)

Table 40. Shock and Vibration
Operational shock 30 g peak, half-sine, 11 ms pulse (Tested in accordance with IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.)
Random vibration, operating 5 Hz to 500 Hz, 0.3 grms
Random vibration, nonoperating 5 Hz to 500 Hz, 2.4 grms (Tested in accordance with IEC 60068-2-64. Nonoperating test profile exceeds the requirements of MIL-PRF-28800F, Class 3.)

Safety Compliance Standards

This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:

  • IEC 61010-1, EN 61010-1
  • UL 61010-1, CSA C22.2 No. 61010-1
Note For safety certifications, refer to the product label or the Product Certifications and Declarations section.

EMC Standards

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

  • EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity
  • EN 55011 (CISPR 11): Group 1, Class A emissions
  • EN 55022 (CISPR 22): Class A emissions
  • EN 55024 (CISPR 24): Immunity
  • AS/NZS CISPR 11: Group 1, Class A emissions
  • AS/NZS CISPR 22: Class A emissions
  • FCC 47 CFR Part 15B: Class A emissions
  • ICES-001: Class A emissions
Note In the United States (per FCC 47 CFR), Class A equipment is intended for use in commercial, light-industrial, and heavy-industrial locations. In Europe, Canada, Australia and New Zealand (per CISPR 11) Class A equipment is intended for use only in heavy-industrial locations.
Note Group 1 equipment (per CISPR 11) is any industrial, scientific, or medical equipment that does not intentionally generate radio frequency energy for the treatment of material or inspection/analysis purposes.
Note For EMC declarations and certifications, and additional information, refer to the Product Certifications and Declarations section.

CE Compliance

This product meets the essential requirements of applicable European Directives, as follows:

  • 2014/35/EU; Low-Voltage Directive (safety)
  • 2014/30/EU; Electromagnetic Compatibility Directive (EMC)
  • 2011/65/EU; Restriction of Hazardous Substances (RoHS)

Product Certifications and Declarations

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for NI products, visit ni.com/product-certifications, search by model number, and click the appropriate link.

Environmental Management

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the Engineering a Healthy Planet web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

EU and UK Customers

  • Waste Electrical and Electronic Equipment (WEEE)—At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit ni.com/environment/weee.
  • 电子信息产品污染控制管理办法(中国RoHS)

  • 中国RoHSNI符合中国电子信息产品中限制使用某些有害物质指令(RoHS)。关于NI中国RoHS合规性信息,请登录 ni.com/environment/rohs_china。(For information about China RoHS compliance, go to ni.com/environment/rohs_china.)
  • 1 Stresses beyond those listed under Input voltage protection may cause permanent damage to the device.

    2 The digital subsystem does not have its own dedicated internal timing engine. Therefore, a sample clock must be provided from another subsystem on the device or an external source.

    3 In other sections of this document, RTSI refers to RTSI <0..7> for the PCI devices or PXI_TRIG <0..7> for PXI devices.