NI-5783 Specifications
- Updated2024-11-19
- 11 minute(s) read
NI-5783 Specifications
FlexRIO Documentation
| Document | Location | Description |
|---|---|---|
| Getting started guide for your FlexRIO FPGA module or Controller for FlexRIO | Available from the Start menu and at ni.com/manuals. | Contains installation instructions for your FlexRIO system. |
| Specifications document for your FlexRIO FPGA module or Controller for FlexRIO | Available from the Start menu and at ni.com/manuals. | Contains specifications for your FlexRIO FPGA module or Controller for FlexRIO. |
| Getting started guide for your adapter module | Available from the Start menu and at ni.com/manuals. | Contains signal information, examples, and CLIP details for your adapter module. |
| Specifications document for your adapter module | Available from the Start menu and at ni.com/manuals. | Contains specifications for your adapter module. |
| LabVIEW FPGA Module Help | Embedded in LabVIEW Help and at ni.com/manuals. | Contains information about the basic functionality of the LabVIEW FPGA Module. |
| Real-Time Module Help | Embedded in LabVIEW Help and at ni.com/manuals. | Contains information about real-time programming concepts, step-by-step instructions for using LabVIEW with the Real-Time Module, reference information about Real-Time Module VIs and functions, and information about LabVIEW features on real-time operating systems. |
| FlexRIO Help | Available from the Start menu and at ni.com/manuals. | Contains information about the FPGA module front panel connectors and I/O, controller for FlexRIO front panel connectors and I/O, programming instructions, and adapter module component-level IP (CLIP). |
| LabVIEW Examples | Available in NI Example Finder. In LabVIEW, click . | Contains examples of how to run FPGA VIs and Host VIs on your device. |
| IPNet | Located at ni.com/ipnet. | Contains LabVIEW FPGA functions and intellectual property to share. |
| FlexRIO product page | Located at ni.com/flexrio. | Contains product information and data sheets for FlexRIO devices. |
NI-5783 Pinout
Use the pinout to connect to terminals on the NI-5783.
| Signal Name | Description |
|---|---|
| AO 0 to AO 3 | Analog input channel, 50 Ω, single-ended, DC-coupled |
| AI 0 to AI 3 | Analog output channel, 50 Ω, single-ended, DC-coupled |
| CLK/REF IN | External Reference Clock or Sample Clock input |
| TRIG | Trigger input and output channel |
| AUX I/O | Digital I/O and PFI connector |
AUX I/O Connector
| Pin | Signal | Signal Description |
|---|---|---|
| 1 | DIO Port 0 (0) | Bidirectional single-ended (SE) digital I/O (DIO) data channel. |
| 2 | GND | Ground reference for signals. |
| 3 | DIO Port 0 (1) | Bidirectional SE DIO data channel. |
| 4 | DIO Port 0 (2) | Bidirectional SE DIO data channel. |
| 5 | GND | Ground reference for signals. |
| 6 | DIO Port 0 (3) | Bidirectional SE DIO data channel. |
| 7 | DIO Port 1 (0) | Bidirectional SE DIO data channel. |
| 8 | GND | Ground reference for signals. |
| 9 | DIO Port 1 (1) | Bidirectional SE DIO data channel. |
| 10 | DIO Port 1 (2) | Bidirectional SE DIO data channel. |
| 11 | GND | Ground reference for signals. |
| 12 | DIO Port 1 (3) | Bidirectional SE DIO data channel. |
| 13 | PFI 0 | Bidirectional SE DIO data channel. |
| 14 | NC | No connect. |
| 15 | PFI 1 | Bidirectional SE DIO data channel. |
| 16 | PFI 2 | Bidirectional SE DIO data channel. |
| 17 | GND | Ground reference for signals. |
| 18 | +5 V | +5 V power (10 mA maximum). |
| 19 | PFI 3 | Bidirectional SE DIO data channel. |
Analog Input
General Characteristics
Number of channels | Four, single-ended, simultaneously sampled | ||||||
Connector Type | HDBNC (high-density BNC) | ||||||
Input type | 50 Ω | ||||||
Input coupling | DC | ||||||
| |||||||
| |||||||
Typical Specifications
| |||||||
| |||||||
| |||||||
| |||||||
| SNR1 Measured at 10.1 MHz with a -1 dBFS signal adjusted to full-scale.[1] | SINAD[1] | ENOB (bits)[2]2 Calculated from SINAD corrected to fullscale. | SFDR[3]3 Measured at 10.1 MHz with a -1 dBFS signal. |
|---|---|---|---|
| 74.5 dBFS | 74.3 dBFS | 12.05 | -87 dBc |
| Filter Variant | nV/√(Hz) | dBm/Hz | dBFS/Hz |
|---|---|---|---|
| Elliptic | 17.5 | -142.1 | -152.2 |
| Butterworth | 17.8 | -142.0 | -152.1 |
| Channel N±1 | Channel N±2 | Channel N±3 |
|---|---|---|
| -79 dBc | -87 dBc | -91 dBc |
Analog Output
General Characteristics
Number of channels | Four, single-ended, simultaneously updated | ||||||||
Connector type | HDBNC (high-density BNC) | ||||||||
Output type | 50 Ω | ||||||||
Output coupling | DC | ||||||||
| |||||||||
| |||||||||
| Clocking Mode | Data Rate (per channel) | DAC Update Rate (per channel) |
|---|---|---|
| Internal Clock, 2x interpolation5 400 MS/s with 2x interpolation is available only when operating in 2 channel analog output mode.[5] | 400 MS/s | 800 MS/s |
| Internal Clock, 4x interpolation (default clocking mode) | 200 MS/s | 800 MS/s |
| Internal Clock, 8x interpolation | 100 MS/s | 800 MS/s |
| External Clock, 2x interpolation[5] | 240 MS/s to 400 MS/s | 480 MS/s to 800 MS/s |
| External Clock, 4x interpolation | 120 MS/s to 200 MS/s | 480 MS/s to 800 MS/s |
| External Clock, 8x interpolation | 60 MS/s to 100 MS/s | 480 MS/s to 800 MS/s |
Typical Specifications
| nV/√(Hz) | dBm/Hz | dBFS/Hz |
|---|---|---|
| 5.8 | -151.7 | -155.7 |
| Channel N±1 | Channel N±2 | Channel N±3 |
|---|---|---|
| -90 dBc | -98 dBc | -99 dBc |
CLK/REF IN
Connector type | HDBNC (high-density BNC) |
Input impedance | 50 Ω |
Input coupling | AC |
Reference input voltage range | 0.75 Vpk-pk to 5.2 Vpk-pk |
Sample Clock input voltage range | 0.4 Vpk-pk to 5.2 Vpk-pk |
Absolute maximum voltage | ±8.0 VDC, 8.0 Vpk-pk AC |
Duty cycle | 45% - 55% |
| Clock Configuration | External Clock Type | External Clock Frequency | Description |
|---|---|---|---|
| Internal Clock PLL Off[7]7 Default clocking configuration. | The internal VCXO acts as a free-running Sample Clock. | ||
| Internal Clock PLL On (TbRef) | 10 MHz | The internal VCXO locks to TbRefClk, which is provided through the backplane. | |
| Internal Clock PLL On (CLK/REF IN) | Reference Clock | 10 MHz | The internal VCXO locks to an external Reference Clock, which is provided through the CLK/REF IN front panel connector. |
| External Clock PLL Off (CLK/REF IN) | Sample Clock | 60 MHz to 100 MHz | An external Sample Clock can be provided through the CLK/REF IN front panel connector. |
| |||||||||||||||||
TRIG General Characteristics
Number of channels | 1, single-ended | ||||||||||
Connector type | HDBNC | ||||||||||
Coupling | DC | ||||||||||
| |||||||||||
Logic level | 3.3 V LVCMOS | ||||||||||
| |||||||||||
Absolute maximum voltage | ±20 VDC, +21 dBm (7.1 Vpk-pk) | ||||||||||
AUX I/O (Port 0 DIO <0..3>, Port 1 DIO <0..3>, and PFI <0..3>
Number of channels | 12 bidirectional (8 DIO and 4 PFI) | ||||||||||||||||
Connector type | HDMI | ||||||||||||||||
Interface standard | 3.3 V LVCMOS | ||||||||||||||||
| |||||||||||||||||
Pull-down resistor | 150 kΩ | ||||||||||||||||
Recommended operating voltage | -0.3 V to 3.6 V | ||||||||||||||||
Overvoltage protection | ±10 V | ||||||||||||||||
Maximum toggle frequency | 100 MHz | ||||||||||||||||
+5 V maximum current | 10 mA | ||||||||||||||||
+5 V voltage tolerance | 4.2 V to 5 V | ||||||||||||||||
Power
Total power, typical operation | 4.6 W |
Physical
Dimensions | 12.9 x 2.0 x 12.1 cm (5.1 x 0.8 x 4.7 in.) |
Weight | 420 g (14.8 oz) |
Front panel connectors | Ten HDBNC and one HDMI |
Environment
Maximum altitude | 2,000 m (800 mbar) (at 25 °C ambient temperature) |
Pollution Degree | 2 |
Indoor use only.
Operating Environment
Ambient temperature range | 0 °C to 40 °C |
Relative humidity range | 10% to 90%, noncondensing |
Storage Environment
Ambient temperature range | -40 °C to 71 °C |
Relative humidity range | 5% to 95%, noncondensing |
Shock and Vibration
Operating shock | 30 g peak, half-sine, 11 ms pulse | ||||||
| |||||||
Compliance and Certifications
Safety Compliance Standards
This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:
- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA C22.2 No. 61010-1
Electromagnetic Compatibility
- EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- EN 55022 (CISPR 22): Class A emissions
- EN 55024 (CISPR 24): Immunity
- AS/NZS CISPR 11: Group 1, Class A emissions
- AS/NZS CISPR 22: Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions
Product Certifications and Declarations
Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for NI products, visit ni.com/product-certifications, search by model number, and click the appropriate link.
Environmental Management
NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.
For additional environmental information, refer to the Engineering a Healthy Planet web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.
EU and UK Customers
电子信息产品污染控制管理办法(中国RoHS)
1 Measured at 10.1 MHz with a -1 dBFS signal adjusted to full-scale.
2 Calculated from SINAD corrected to fullscale.
3 Measured at 10.1 MHz with a -1 dBFS signal.
4 Minimum time to digitize a signal (AI) and output a response (AO). Time measured from signal entering the AI connector, passing into and out of the LabVIEW FPGA diagram, and observed at the AO connector.
5 400 MS/s with 2x interpolation is available only when operating in 2 channel analog output mode.
6 10.1 MHz tone at -1 dBFS.
7 Default clocking configuration.