Complete the following steps to force a loop in an FPGA VI to execute at a specific time interval.

  1. Add a While Loop to the block diagram.
  2. Right-click the conditional terminal of the While Loop and select either Create Constant or Create Control from the shortcut menu depending on the needs of the application.
  3. Add a Flat Sequence structure inside the While Loop.
  4. Add a Loop Timer Express VI inside the Flat Sequence structure.
  5. Configure the Loop Timer in the Configure Loop Timer dialog box and click the OK button.
  6. Right-click the Count input terminal of the Loop Timer Express VI and select Create»Constant. Enter the amount of time you want to elapse between iterations of the While Loop.
  7. Right-click the Flat Sequence structure and select Add Frame After from the shortcut menu.
  8. Add the code you want to execute on the FPGA to the new frame of the Flat Sequence structure.
    Note   The code must be able to execute in less time than the amount of time you specified in step 6. If the code takes longer than the time specified, the execution time of the code determines the loop rate, and overrides the loop rate you specified in step 6.

The following block diagram illustrates how to use a Flat Sequence Structure to specify the timing of an FPGA VI.