Integrates third-party IP into a LabVIEW FPGA VI. Before you add this node to a block diagram, ensure the necessary Xilinx compilation tools are installed on the development computer. You can place this node only inside a single-cycle Timed Loop.

After you add this node to the block diagram, double-click this node to configure it.


icon