Understanding the Maximum Sample Rate When Synchronizing Multiple Modules (FPGA Interface)
- Updated2025-04-03
- 1 minute(s) read
Understanding the Maximum Sample Rate When Synchronizing Multiple Modules (FPGA Interface)
The following C Series modules derive their sampling rate from the internal master timebase.
To show information about the internal master timebase and maximum sample rate for a specific module, select the module from the following list.