The topics in this section provide functions and procedures that enable host VIs to communicate with FPGA VIs.