Rotates each bit in the input value one bit to the left (from least significant to most significant bit), inserts carry in the low-order bit, and returns the most significant bit.

The connector pane displays the default data types for this polymorphic function.


icon

Inputs/Outputs

  • cbool.png carry —

    carry is the new low-order bit of value.

  • ci32.png value —

    value must be an integer. It cannot be an array or a cluster.

  • ibool.png msb carry out —

    msb carry out is the former high-order bit of value.

  • ii32.png value —

    value is the new value.

    The data type of the output value is determined by the data type of the input value.

    • FPGA Module Details

    The following details apply when you use this object in an FPGA VI.

    Note The following details are subject to change with each version of the LabVIEW FPGA Module.
    Single-Cycle Timed Loop Supported.
    Usage You cannot wire an array or cluster input to this function in a single-cycle Timed Loop.
    Timing This function requires no clock cycles to execute because it does not include an internal register.
    Resources This function consumes no FPGA resources because it is purely a wiring operation.