Table Of Contents

Digital Data Constant (G Dataflow)

Version:
    Last Modified: March 15, 2017

    Represents a digital table on the diagram. The digital table can represent data in up to six digital states.

    Value Digital Data State Description
    0 0 (Drive Low) Forces logic low. Drives to the low voltage level (VOL).
    1 1 (Drive High) Forces logic high. Drives to the high voltage level (VOH).
    2 Z (Force Off) Forces logic high impedance. Turns the driver off.
    3 L (Compare Low) Compares logic low (edge). Compares a voltage level lower than the low voltage threshold.
    4 H (Compare High) Compares logic high (edge). Compares a voltage level higher than the high voltage threshold.
    5 X (Compare Unknown) Compares logic unknown. Does not compare.
    connector_pane_image

    Where This Node Can Run:

    Desktop OS: Windows

    FPGA: This product does not support FPGA devices


    Recently Viewed Topics