Table Of Contents

AXI4-Stream Data Width Converter (Clock-Driven Logic)

Last Modified: August 28, 2017

Provides the infrastructure to change the data path width between an AXI4-Stream master and slave.

On the Item tab, click Configure Xilinx IP to configure inputs and outputs for this node.

Need License: No

Interface: AXI4-Stream

connector_pane_image

Where This Node Can Run:

Desktop OS: none

FPGA: All devices

Web Server: Not supported in VIs that run in a web application


Recently Viewed Topics