Table Of Contents

Timestamp to Date and Time (G Dataflow)

Last Modified: January 19, 2017

Converts a timestamp or a number of seconds to a set of individual values that represent a date and time.

connector_pane_image
datatype_icon

timestamp

The time that you want to convert.

The year in this timestamp must be between 1600 and 3000.

If you wire a numeric value to this input, the node interprets the number as the time-zone-independent number of seconds that have elapsed since 12:00 a.m., Monday, January 1, 0001, Universal Time [01-01-0001 00:00:00]. The node interprets a negative number as the number of seconds before this time.

Default: The current date and time

datatype_icon

to UTC?

A Boolean that changes date time record to Universal Time.

TRUE date time record is in Universal Time.
FALSE date time record is in the configured time zone for the computer.

Default: FALSE

datatype_icon

date time record

Date and time. If to UTC? is TRUE, date time record is in Universal Time. If to UTC? is FALSE, date time record is in the configured time zone for the computer.

datatype_icon

fractional second

The fractions of a second since the start of the second. Values must be greater than or equal to 0 and less than 1.

datatype_icon

second

Number of complete seconds since the start of the minute. Values can be 0 to 59.

datatype_icon

minute

Number of complete minutes since the start of the hour. Values can be 0 to 59.

datatype_icon

hour

Number of complete hours since midnight. Values can be 0 to 23.

datatype_icon

day of month

Values can be 1 to 31.

datatype_icon

month

Values can be 1 to 12.

datatype_icon

year

Values can be from 1600 to 3000.

datatype_icon

day of week

Values can be 1 to 7, which correspond to Sunday and Saturday, respectively.

datatype_icon

day of year

Values can be 1 to 366.

datatype_icon

DST

Value can be 0 for standard or 1 for daylight saving time. If to UTC? is TRUE, DST is 0 (standard).

Where This Node Can Run:

Desktop OS: Windows

FPGA: All devices (only within an Optimized FPGA VI)


Recently Viewed Topics