Table Of Contents

Write Register Array (G Dataflow)

Last Modified: September 9, 2016

Sends multiple register write instructions to the FPGA.

Input Parameters

  • session in—Identifies your session. Obtain session in from the Register Bus Open Session.
  • register writes—Specifies an array of write instructions. Each write instruction is a cluster.
  • register writes.subsystem—Specifies the destination subsystem for the register read or write operation.
  • register writes.address—Specifies the destination address in the register writes.subsystem parameter.
  • register writes.data—Specifies the data to be written to the register for a single register write instruction in the array.
  • timeout (1000 ms)—Specifies the minimum time, in ms, for Write Register Array to wait before timing out. Write Register Array times out if the host part of the Host to Target DMA FIFO used by this Register Bus session does not contain enough space to write instructions for the register write before the timeout (1000 ms) that you specify elapses. Write Register Array also times out if the wait until committed parameter is set to TRUE, and a notification from the FPGA node indicating that the register write has been processed does not arrive before the timeout (1000 ms) that you specify elapses. The timeout that you specify is applied individually to each element in the register writes array. Set this parameter to -1 if you want the Write Register Array to wait indefinitely. The default value is 1,000 ms.
  • error in—Describes error conditions that occur before this node runs. This input provides standard error in functionality.
  • wait until committed—Indicates whether this node should block execution until it receives a notification from the FPGA VI indicating that the FPGA VI has received and processed the register writes data. This is an optional parameter. If you set wait until committed to FALSE, the register write instructions are written into the instruction FIFO, but they may be processed by the FPGA VI after this node has finished executing. The default value is TRUE.

Output Parameters

  • session out—Passes a reference to your session to the next node.
  • error out—Contains error information. This output provides standard error out functionality.
connector_pane_image

Where This Node Can Run:

Desktop OS: Windows

FPGA: Not supported


Recently Viewed Topics