Table Of Contents

Interleave 1D Arrays (Clock-Driven Logic)

Version:
    Last Modified: September 10, 2016

    Interleaves corresponding elements from the input arrays into a single output array.

    connector_pane_image
    datatype_icon

    array

    A 1D array. If the input array is not the same size, the number of elements in interleaved array equals the number of elements in the smallest input array multiplied by the number of input arrays.

    datatype_icon

    interleaved array

    interleaved array[0] contains array[0], interleaved array[1] contains array 2[0], interleaved array[n-1] contains array n-1[0], interleaved array[n] contains array[1], and so on, where n is the number of input terminals.

    Where This Node Can Run:

    Desktop OS: none

    FPGA: All devices


    Recently Viewed Topics