Controls the flow of register instructions from different instances of the Register Bus FPGA library that may have the same destination subsystem.
Installed By: LabVIEW Communications System Design Suite (introduced in 1.0)
Where This Node Can Run:
Desktop OS: none
FPGA: All devices