#### SPECIFICATIONS

## PXIe-6593

#### 16 Gbps, 8-Channel PXI High-Speed Serial Instrument

This document lists the specifications for the PXIe-6593. Specifications are subject to change without notice. For the most recent device specifications, refer to *ni.com/support*.

#### Contents

| Definitions                       | . 1 |
|-----------------------------------|-----|
| Conditions                        | 2   |
| Reconfigurable FPGA               | .2  |
| Onboard DRAM                      | .2  |
| Digital I/O                       | 3   |
| Digital I/O Single-Ended Channels | .3  |
| Digital I/O High-Speed Serial MGT |     |
| Port 0, Port 1                    |     |
| MGT TX± Channels                  |     |
| MGT RX± Channels                  |     |
| MGT Reference Clock Generator     |     |
| CLK OUT                           |     |
| REF/CLK IN                        | 5   |
| Bus Interface                     | 6   |
| Maximum Power Requirements        |     |
| Physical                          |     |
| Environment                       | 6   |
| Operating Environment             |     |
| Storage Environment.              |     |
| Shock and Vibration               | 7   |

#### **Definitions**

*Warranted* specifications describe the performance of a model under stated operating conditions and are covered by the model warranty.

*Characteristics* describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

- *Typical* specifications describe the performance met by a majority of models.
- Nominal specifications describe an attribute that is based on design, conformance testing, or supplemental testing.
- *Measured* specifications describe the measured performance of a representative model.



#### **Conditions**

Specifications are valid under the following conditions unless otherwise noted.

- Ambient temperature of 23 °C  $\pm$  5 °C
- Installed in chassis with slot cooling capacity ≥58 W

### Reconfigurable FPGA

PXIe-6593 modules are available with multiple FPGA options. The following table lists the FPGA specifications for the PXIe-6593 FPGA options.

KU040 KU060 LUTs 242,400 331,680 DSP48 slices (25 × 18 multiplier) 1,920 2,760 Embedded Block RAM 21.1 Mb 38.0 Mb Timebase reference sources PXI Express 100 MHz (PXIe CLK100) Data transfers DMA, interrupts, programmed I/O, multi-gigabit transceivers Number of DMA channels 60

Table 1. Reconfigurable FPGA Options



**Note** The Reconfigurable FPGA Options table depicts the total number of FPGA resources available on the part. The number of resources available to the user is slightly lower, as some FPGA resources are consumed by board-interfacing IP for PCI Express, device configuration, and various board I/O. For more information, contact NI support.

#### Onboard DRAM

| Memory size                  | 4 GB (2 banks of 2 GB) |
|------------------------------|------------------------|
| DRAM clock rate              | 1064 MHz               |
| Physical bus width           | 32 bit                 |
| LabVIEW FPGA DRAM clock rate | 267 MHz                |

| LabVIEW FPGA DRAM bus width   | 256 bit per bank            |
|-------------------------------|-----------------------------|
| Maximum theoretical data rate | 17 GB/s (8.5 GB/s per bank) |

# Digital I/O

| Connector   | Molex <sup>™</sup> Nano-Pitch I/O <sup>™</sup> |
|-------------|--|
| 5.0 V Power | ±5%, 50 mA maximum, nominal                    |

Table 2. Digital I/O Signal Characteristics

| Signal       | Туре                  | Direction     |
|--------------|-----------------------|---------------|
| MGT Tx± <03> | Xilinx UltraScale GTH | Output        |
| MGT Rx± <03> | Xilinx UltraScale GTH | Input         |
| DIO <07>     | Single-ended          | Bidirectional |
| 5.0 V        | DC                    | Output        |
| GND          | Ground                | _             |

## Digital I/O Single-Ended Channels

| Number of channels                        | 8                                 |
|---|-----------------------------------|
| Signal type                               | Single-ended                      |
| Voltage families                          | 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V |
| Input impedance                           | 100 kΩ, nominal                   |
| Output impedance                          | 50 Ω, nominal                     |
| Direction control                         | Per channel                       |
| Minimum required direction change latency | 200 ns                            |
| Maximum output toggle rate                | 60 MHz with 100 μA load, nominal  |

Table 3. Digital I/O Single-Ended DC Signal Characteristics<sup>1</sup>

| Voltage Family | V <sub>IL</sub> | V <sub>IH</sub> | V <sub>OL</sub><br>(100μA load) | V <sub>OH</sub><br>(100μA load) | Maximum DC Drive<br>Strength |
|----------------|-----------------|-----------------|---------------------------------|---------------------------------|------------------------------|
| 3.3 V          | 0.8 V           | 2.0 V           | 0.2 V                           | 3.0 V                           | 24 mA                        |
| 2.5 V          | 0.7 V           | 1.6 V           | 0.2 V                           | 2.2 V                           | 18 mA                        |
| 1.8 V          | 0.62 V          | 1.29 V          | 0.2 V                           | 1.5 V                           | 16 mA                        |
| 1.5 V          | 0.51 V          | 1.07 V          | 0.2 V                           | 1.2 V                           | 12 mA                        |
| 1.2 V          | 0.42 V          | 0.87 V          | 0.2 V                           | 0.9 V                           | 6 mA                         |

### Digital I/O High-Speed Serial MGT<sup>2</sup>

| Data rate                 | 500 Mbps to 16.375 Gbps, nominal |
|---------------------------|----------------------------------|
| Number of Tx channels     | 4                                |
| Number of Rx channels     | 4                                |
| I/O AC coupling capacitor | 100 nF                           |

## Port 0, Port 1

| Data rate                       | 500 Mbps to 16.3 Gb/s                  |
|---------------------------------|--|
| Connector                       | QSFP, SFF-8436 compliant               |
| Number of channels              | 8 RX/TX (GTH)                          |
| Supported high-speed cable type | Electrical/optical                     |
| Optical cable power             | $3.3 \text{ V} \pm 5\%$ , 1 A per port |

#### MGT TX± Channels

| Minimum differential output voltage <sup>3</sup> | 170 mV pk-pk into 100 $\Omega$ , nominal |
|--|--|
| I/O coupling                                     | AC-coupled with 100 nF capacitor         |

<sup>&</sup>lt;sup>1</sup> Voltage levels are guaranteed by design through the digital buffer specifications.

<sup>&</sup>lt;sup>2</sup> For detailed FPGA and High-Speed Serial Link specifications, refer to Xilinx documentation.

<sup>&</sup>lt;sup>3</sup> 800 mV pk-pk when transmitter output swing is set to the maximum setting.

#### MGT RX± Channels

| Differential input voltage range |   |
|----------------------------------|---|
| ≤ 6.6 Gb/s                       | 150 mV pk-pk to 2000 mV pk-pk, nominal    |
| > 6.6 Gb/s                       | 150 mV pk-pk to 1250 mV pk-pk, nominal    |
| Differential input resistance    | 100 Ω, nominal                            |
| I/O coupling                     | DC-coupled, requires external capacitor △ |

## MGT Reference Clock Generator

| 60.000 MHz to 385.714 MHz<br>400.000 MHZ to 450.000 MHz<br>480.000 MHz to 675.000 MHz<br>685.714 MHz to 771.428 MHz<br>800 MHz |
|--|
| PXIe_CLK100<br>REF/CLK IN  |
| 3  |
|  |

## **CLK OUT**

| Connector type               | SMA                          |
|------------------------------|------------------------------|
| Coupling                     | AC                           |
| Output impedance             | 50 Ω, nominal                |
| Supported output frequencies | 2.344 MHz to 385.714         |
|                              | 400.000 MHz to 450 MHz       |
|                              | 480.000 MHz to 675.000 MHz   |
|                              | 685.714 MHZ to 771.428 MHz   |
|                              | 800.000 MHz to 900.000 MHz   |
|                              | 960.000 to 1000.000 MHz      |
| Output voltage range         | 0.61 V pk-pk to 1.04 V pk-pk |

## **REF/CLK IN**

| Connector type | SMA |
|----------------|-----|
| Input coupling | AC  |

| Input impedance          | 50 Ω                     |
|--------------------------|--------------------------|
| Frequency range          | 10 MHz to 300 MHz        |
| Input voltage range      | 0.3 V pk-pk to 4 V pk-pk |
| Absolute maximum voltage | 5 V pk-pk AC             |
| Duty cycle               | 45% to 55%               |

### **Bus Interface**

## Maximum Power Requirements



**Note** Power requirements are dependent on the contents of the LabVIEW FPGA VI used in your application.

| +3.3 V              | 3 A  |
|---------------------|------|
| +12 V               | 4 A  |
| Maximum total power | 58 W |

## **Physical**

| Dimensions (not including connectors) | 2.0 cm $\times$ 13.0 cm $\times$ 21.6 cm (0.8 in. $\times$ 5.1 in. $\times$ 8.5 in.) |
|---------------------------------------|--|
| Weight                                | 520 g (18.3 oz)  |

### Environment

| Maximum altitude | 2,000 m (800 mbar) (at 25 °C ambient temperature) |
|------------------|---|
| Pollution Degree | 2   |

Indoor use only.

### **Operating Environment**

| Ambient temperature range | $0  ^{\circ}\text{C}$ to $55  ^{\circ}\text{C}^4$ |
|---------------------------|---|
| Relative humidity range   | 10% to 90%, noncondensing                         |
| Storage Environment       |   |
| Ambient temperature range | -40 °C to 71 °C                                   |
| Relative humidity range   | 5% to 95%, noncondensing                          |

#### Shock and Vibration

| 30 g peak, half-sine, 11 ms pulse (Tested in accordance with IEC 60068-2-27. Meets MIL-PRF-28800F Class 2 limits.)                          |
|---|
|   |
| 5 Hz to 500 Hz, 0.3 $g_{rms}$ (Tested in accordance with IEC 60068-2-64.)   |
| 5 Hz to 500 Hz, 2.4 $g_{rms}$ (Tested in accordance with IEC 60068-2-64. Test profile exceeds the requirements of MIL-PRF-28800F, Class 3.) |
|   |

<sup>&</sup>lt;sup>4</sup> The PXIe-6593 requires a chassis with slot cooling capacity ≥58 W. Not all chassis with slot cooling capacity ≥58 W can achieve this ambient temperature range. Refer to the *PXI Chassis* Manual for specifications to determine the ambient temperature ranges your chassis can achieve.

Information is subject to change without notice. Refer to the *NI Trademarks and Logo Guidelines* at ni.com/trademarks for information on NI trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering NI products/technology, refer to the appropriate location: **Help»Patents** in your software, the patents.txt file on your media, or the *National Instruments Patent Notice* at ni.com/patents. You can find information about end-user license agreements (EULAs) and third-party legal notices in the readme file for your NI product. Refer to the *Export Compliance Information* at ni.com/legal/export-compliance for the NI global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data. NI MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NDE BLIABLE FOR ANY ERRORS. U.S. Government Customers: The data contained in this manual was developed at private expense and is subject to the applicable limited rights and restricted data rights as set forth in FAR 52.227-14, DFAR 252.227-7014, and DFAR 252.227-7015.