LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

Open PMU Project

Dear all,

I am working on LabVIEW Open PMU Project. In this project i want to change two things-

  1. In this project 24 samples per seconds has been taken. I want to change this sampling rate(the rate at which data given to PMU for phasor estimation) to 48, 96, 124...etc. But in this project there is one resampling VI used which is taking 50k samples per seconds input and giving 24 samples per second( i.e. fixed). Due to that VI i am not able to change sampling from main FPGA vi. Also here a drop down menu given to set reporting rate(the rate at which PMU given data to other devices ) of PMU, how can i make drop down menu to change sampling rate. 
  2. In this project DFT is to estimate phasors, how can i use another algorithm(my own) to estimates phasor.
  3. i am not able to edit or "save as" resampling VI.
  4. How can edit VIs so that i can implement my own codes.
0 Kudos
Message 1 of 4
(2,871 Views)

Hi Sugandh,

 

1. Without any VIs (or even better: the whole LabVIEW project) we cannot give comments on your code.

2. Without any code we cannot give comments fro improvements. When you search for "algorithms" you should try to find and read some books…

3. Without any code we cannot give comments on this issue.

4. This is basic LabVIEW stuff: did you take the Training resources offered in the header of the LabVIEW board?

Best regards,
GerdW


using LV2016/2019/2021 on Win10/11+cRIO, TestStand2016/2019
0 Kudos
Message 2 of 4
(2,850 Views)

Open PMU project

 Please go to this link for files related to Open PMU projects

 

yes I complete core 1. core 2, core 3, FPGA and Real time courses online from ni.com.

Also I want 24 samples per cycle  not 24 samples/sec.

Also please see the. attachment.

0 Kudos
Message 3 of 4
(2,845 Views)

Hi Sugandh,

 

1. That decimation is done in the FPGA VI, using the subVI "pmu_Compensate Measurement Delay". (It could also be that "Phasor Measurement loop", but I don't have that PMU toolkit installed and miss several subVIs.)

3. I can open the FPGA projects and I can start a compile run (but it breaks/stops due to missing subVIs)…

4. Edit them as learned in the training courses…

Best regards,
GerdW


using LV2016/2019/2021 on Win10/11+cRIO, TestStand2016/2019
0 Kudos
Message 4 of 4
(2,837 Views)