SDLC Toolkit for LabVIEW with Clock Recovery

RAFA Solutions, LLC

Loading Pricing

Price may vary with addition of accessories and services.

Contact us with questions for pricing.

Price does not include custom duties and taxes.

The SDLC Toolkit for LabVIEW with Clock Recovery helps you integrate the Synchronous Data Link Control (SDLC) data communication protocol in LabVIEW.

The SDLC Toolkit for LabVIEW with Clock Recovery is a software add-on that provides a library containing FPGA VIs for data transmission (TX) and reception (RX). This add-on supports standard encoding, as well as embedded clock recovery. The add-on provides a LabVIEW FPGA Driver Library containing two FPGA VIs; single-channel or multichannel data communication can be implemented with additional drivers. You can use the VIs to implement cyclic redundancy check (CRC) calculation, forward error correction, and bit stuffing or unstuffing on the FPGA. Additionally, the SDLC Toolkit for LabVIEW with Clock Recovery supports a data rate range from 110 baud to 10 Mbaud with a configurable baud rate.

Part Number(s): 785574-35

Disclaimer: The Third-Party Add-Ons for LabVIEW on this page are offered by independent third-party providers who are solely responsible for these products. NI has no responsibility whatsoever for the performance, product descriptions, specifications, referenced content, or any and all claims or representations of these third-party providers. NI makes no warranty whatsoever, neither express nor implied, with respect to the goods, the referenced contents, or any and all claims or representations of the third-party providers.