When this property is enabled, the CAN hardware requires two consecutive dominant time quanta (tq) to detect an edge for hard synchronization.The default value for this property is False.
Data type:
Where This Property Is Available:
Desktop OS: Windows
FPGA: Not supported
Web Server: Not supported in VIs that run in a web application