Table Of Contents

Synchronization (Synchronize over AUX IO) (Clock-Driven Logic)

Last Modified: August 4, 2018

Synchronizes USRP RIO devices over the AUX I/O lines.


sync.resources in

Synchronization instance. sync.resources is obtained from the Create node.



A Boolean that specifies whether to synchronize the input edge or not.


The sync.fpga io may be floating until a target is specified as the master. enable should be FALSE until after the host Synchronization node executes to prevent erroneous outputs on synchronized edge.



Signal being synchronized. Because the first block this input encounters is a rising edge detector, the input signal edge is treated as a pulse.


common reference

The "start" signal used by the measurement logic. When you use the FPGA Align node, the common reference must be the same clock to which the FPGA clock of the target is locked.


clock x2

Measurement clock used by the measurement logic. This clock must run at twice the rate of the FPGA Clock, which is the clock that drives the clock-driven loop (CDL) that this node is in. This clock must also derive from the FPGA Clock so that it has a fixed phase relationship. This clock is commonly Data Clock x2.


sync.meas.fpga io

The FPGA I/O line to send and receive the measurement signals on. This line is commonly an AUX I/O line.


sync.fpga io

The FPGA I/O lines to send and receive the synchronization signals on.


sync.resources out

The same instance that was passed in for sync.resources.


synchronization delay

The number of clock cycles of delay that were added by synchronizing the input edge. This value is zero if enable is FALSE. If enable is TRUE, this value is valid only on the master target.


synchronized edge

The synchronized input edge if enable is TRUE.

Where This Node Can Run:

Desktop OS: none

FPGA: Supported

Web Server: Not supported in VIs that run in a web application

Recently Viewed Topics