is obtained from the
The "start" signal used by the measurement logic.
When you use
FPGA Align, the
must be the same clock to which the FPGA Clock of the target is locked.
Measurement clock used by the measurement logic.
This clock must run at twice the rate of the FPGA Clock, which is the clock that drives the clock-driven loop (CDL) that this node is in. This clock must also derive from the FPGA Clock so that it has a fixed phase relationship. This clock is commonly Data Clock x2.
The same instance that was passed in for
Choose Host Align or FPGA Align
You can choose from two flavors of alignment, Host Align or FPGA Align. The two flavors produce the same quality of synchronization, but they differ in requirements, repeatability, and versatility of operation. When you use
FPGA Align, the clock-driven loop (CDL) rate that this node is in must be an integer multiple of the
rate, and the CDL Clock must have a fixed phase relationship to the common reference. Because each target performs its alignment independently,
does not require an FPGA I/O line. It is also possible to use
without host interaction. FPGA Align has 100 percent repeatability if the target-to-reference clock phase relationship is low and does not change. When you use
Host Align, the CDL rate may be arbitrary, yet still must have a fixed phase relationship to the other targets. The CPTR period may also be arbitrary. This alignment process is coordinated by the host and requires an FPGA I/O line for orchestration.
has 100 percent repeatability; if the hardware configuration remains constant, so will the level of synchronization.
Two Physical Connection Topologies
Two physical connection topologies, bus and star, are supported. In the bus topology, all targets are connected to a common bus, usually the AUX I/O. In the star topology, the master is connected to all the slaves, usually with PPS Trig, and also back to itself.
Where This Node Can Run:
Desktop OS: none
Web Server: Not supported in VIs that run in a web application