Indicates on which edges of the digital signal each iteration of the Timed Loop executes.
Long Name: Timing Source:Edge
Class: DAQmx Timing Source
Where This Property Is Available:
Desktop OS: Windows
FPGA: Not supported
Web Server: Not supported in VIs that run in a web application