Indicates in microseconds the amount of time the Timed Loop sleeps after each sample clock pulse.
Data type:
Where This Property Is Available:
Desktop OS: Windows
FPGA: Not supported
Web Server: Not supported in VIs that run in a web application