Table Of Contents


Last Modified: August 16, 2018

Indicates the number of edges of the digital signal that must occur for each iteration of the Timed Loop to execute.

Data type: datatype_icon

Long Name: Timing Source:Edge Count

Class: DAQmx Timing Source

Permissions: Read

Where This Property Is Available:

Desktop OS: Windows

FPGA: Not supported

Web Server: Not supported in VIs that run in a web application

Recently Viewed Topics