Simulates the specified Clock-Driven Logic (CDL) document on a host computer. This node simulates one clock period, or one iteration of a Clock-Driven Loop, per execution of the node.
Where This Node Can Run:
Desktop OS: Windows
FPGA: Not supported
Web Server: Not supported in VIs that run in a web application