Table Of Contents
LTE UL Channel Decoder (Clock-Driven Logic)
Version:
Last Modified: November 4, 2020
Implements an AXI4 compliant, high-performance, optimized block for the 3GPP TS 36.212 v9.3.0 uplink shared channel.
On the Item tab, click Configure Xilinx IP to configure inputs and outputs for this node.
Need License: Yes
Interface: AXI4, AXI4-Stream
Where This Node Can Run:
Desktop OS: none
FPGA: All devices
Web Server: Not supported in VIs that run in a web application