Implements a high-speed, compact Turbo Encoder as defined in the 3GPP specification. The core is delivered through the Xilinx CORE Generator System and integrates seamlessly with the Xilinx design flow.
On the Item tab, click Configure Xilinx IP to configure inputs and outputs for this node.
Need License: Yes
Where This Node Can Run:
Desktop OS: none
FPGA: All devices
Web Server: Not supported in VIs that run in a web application