Table Of Contents

Write Memory (Clock-Driven Logic)

Last Modified: September 13, 2017

Writes to memory available on the FPGA target. If you implement the memory item using block memory or look-up tables, you can read data only from the clock domain in which the memory is written. In these implementations, optimize your code by using only one writer node and one reader node for each memory item. To read and write in a separate clock domain, use FIFOs or registers.


reference in

A reference to a memory item.



The location to write data in memory on the FPGA target. The valid address range depends on the requested number of elements you specify when creating the input memory item. For example, if you specify a requested number of elements of 65536, the valid address range is 0–65535. If address exceeds the address range, the data will not be written to memory.



The data to write to the memory on the FPGA target. Data may only be written if the input memory item has interface B set to Write.


reference out

A reference to a memory item.

Where This Node Can Run:

Desktop OS: none

FPGA: All devices

Web Server: Not supported in VIs that run in a web application

Recently Viewed Topics