Table Of Contents
Interleave 1D Arrays (Clock-Driven Logic)
Version:
Last Modified: September 13, 2017
Interleaves corresponding elements from the input arrays into a single output array.
array
A 1D array. If the input arrays are not the same size, the number of elements in interleaved array equals the number of elements in the smallest input array multiplied by the number of input arrays.
interleaved array
interleaved array[0] contains array[0], interleaved array[1] contains array 2[0], interleaved array[n-1] contains array n-1[0], interleaved array[n] contains array[1], and so on, where n is the number of input terminals. For example, if array contains {1,2,3} and array 2 contains {9,8,7}, then interleaved array returns {1,9,2,8,3,7}.
Where This Node Can Run:
Desktop OS: none
FPGA: All devices
Web Server: Not supported in VIs that run in a web application