RAM-based Shift Register (Clock-Driven Logic)

Generates fast, compact FIFO-style registers, delay lines, or time-skew buffers up to 256 bits wide and up to 1024 words deep using Select RAM in SRL16 or SRLC32 mode.You can create either fixed-length or variable-length shift registers, as well as specify output register capability with clock enable and synchronous controls.

On the Item tab, click Configure Xilinx IP to configure inputs and outputs for this node.

Need License: No