Table Of Contents

Xilinx Signal Generation Nodes (Clock-Driven Logic)

Last Modified: August 15, 2017

Implement IP related to signal generation.

Creates up counters, down counters, and up/down counters with output widths ranging up to 256 bits.
Provides Direct Digital Synthesizers (DDS) and optionally either Phase Generator or Sine/Cosine Lookup Table constituent parts as independent cores.

Recently Viewed Topics