Onboard Clock (Internal VCXO)
- Updated2025-04-11
- 1 minute(s) read
| |||||||
<-100 dBc/Hz at 100 Hz <-120 dBc/Hz at 1 kHz <-130 dBc/Hz at 10 kHz | |||||||
Sample clock jitter[3]3 Includes the effects of the converter aperture uncertainty and the clock circuitry jitter. Excludes trigger jitter. | ≤1 psrms (100 Hz to 100 kHz) ≤2 psrms (100 Hz to 1 MHz) | ||||||
Timebase frequency | 100 MHz | ||||||
| |||||||
Sample clock delay range | ±1 Sample clock period | ||||||
Sample clock delay/adjustment resolution | ≤10 ps |