Clock Routing
- Updated2022-04-18
- 1 minute(s) read
Clock Routing
The following figure shows the clock routing circuitry of the cRIO-905x.
Note When switching between programming modes, you may notice the terms timebase and clock used interchangeably. This is due to the DAQ ASIC and the RIO FPGA using different terminology for timing and clock mechanisms. The documentation will use the term based on the programming mode discussed.