Table Of Contents

PXI-5404 Specifications

Version:
    Last Modified: April 11, 2017

    Definitions

    Warranted specifications describe the performance of a model under stated operating conditions and are covered by the model warranty.

    Characteristics describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

    • Typical specifications describe the expected performance met by a majority of the models.
    • Nominal specifications describe parameters and attributes that may be useful in operation.

    Specifications are Nominal unless otherwise noted.

    Conditions

    Specifications are valid under the following conditions unless otherwise noted:

    • Ambient temperature range of 0 °C to 50 °C
    • Output voltage amplitudes with a 50 Ω load
    • SINE out voltage amplitude of 2 Vpk-pk with a 50 Ω load
    • CLOCK out level of 5 V
    • External calibration performed between 18 °C and 28 °C

    Typical specifications were determined on a small sampling of PXI-5404 waveform generators.

    Output Characteristics

    Number of outputs[1]

    1 sine

    1 clock

    CH 0 SINE

    Connector type

    SMB

    Frequency range

    9 kHz to 105 MHz

    Frequency resolution

    1.07 μHz

    Phase range

    to 359.978°

    Phase resolution

    16,384 steps including endpoints (approximately 0.022°)

    Output impedance (2:1 typical VSWR)[2]

    50 Ω

    Output protection

    10 Vrms

    Sample rate

    300 MS/s

    Amplitude range

    Open load

    4 Vpk-pk to 2 Vpk-pk

    50 Ω load

    2 Vpk-pk to 1 Vpk-pk

    Amplitude resolution[3]

    Open load

    977 μV

    50 Ω load

    489 μV

    Amplitude accuracy

    ±1% at 50 kHz

    Amplitude passband flatness (9 kHz < f < 105 MHz)[4]

    ±0.2 dB relative to the amplitude at 50 kHz

    Vertical resolution (open load)

    12 bits at 4 Vpk-pk

    11 bits at 2 Vpk-pk

    Bandwidth[5]

    105 MHz (0.2 dB)

    Filter

    Analog, 7-pole elliptical

    Signal to noise and distortion (SINAD)[6]

    1 MHz

    +51 dB

    10 MHz

    +48 dB

    20 MHz

    +45 dB

    50 MHz

    +42 dB

    100 MHz

    +42 dB

    Spurious-free dynamic range (SFDR) with harmonics[6]

    1 MHz

    -55 dBc, typical

    10 MHz

    -54 dBc, typical

    20 MHz

    -49 dBc, typical

    50 MHz

    -45 dBc, typical

    100 MHz

    -53 dBc, typical

    Total harmonic distortion (THD)[7]

    1 MHz

    -50 dB, typical

    10 MHz

    -47 dB

    20 MHz

    -40 dB

    50 MHz

    -35 dB

    100 MHz

    -30 dB

    Average noise density[8]

    0.126 μVrms/√Hz

    -125 dBm/Hz

    CH 0 CLOCK

    Connector type

    SMB

    Frequency range

    DC to 105 MHz

    Frequency resolution

    1.07 μHz

    Phase range

    to 359.978°

    Phase resolution

    16,384 steps including endpoints (approximately 0.022°)

    Output impedance[9]

    50 Ω

    Output protection

    +8 V to -4 V

    Output current (source or sink)

    5.0 V level

    120 mA, typical

    3.3 V level

    72 mA, typical

    1.8 V level

    48 mA, typical

    Amplitude (open load)
    5.0 V level

    VOL

    -0.10 V, minimum

    0.40 V, maximum

    VOH

    4.00 V, minimum

    5.30 V, maximum

    3.3 V level

    VOL

    -0.10 V, minimum

    0.40 V, maximum

    VOH

    2.60 V, minimum

    3.70 V, maximum

    1.8 V level

    VOL

    -0.10 V, minimum

    0.40 V, maximum

    VOH

    1.40 V, minimum

    2.20 V, maximum

    Amplitude (50 Ω load)[10]
    5.0 V level

    VOL

    -0.10 V, minimum

    0.20 V, maximum

    VOH

    2.00 V, minimum

    2.65 V, maximum

    3.3 V level

    VOL

    -0.10 V, minimum

    0.20 V, maximum

    VOH

    1.30 V, minimum

    1.85 V, maximum

    1.8 V level

    VOL

    -0.10 V, minimum

    0.20 V, maximum

    VOH

    0.70 V, minimum

    1.10 V, maximum

    Rise/fall time

    4 ns into 50 Ω load

    Duty cycle range

    25% to 75%

    Duty cycle accuracy[11]

    30% to 70% ±2%, typical

    25% and 75% ±4%, typical

    PFI 0

    Connector type

    SMB

    Direction

    Bidirectional

    Frequency range

    DC to 20 MHz

    As an input

    Destinations

    PXI_Trig <0..7> (backplane connector)

    REF OUT (SMB front panel connector)

    Start Trigger

    Input resistance

    1 kΩ ±1%

    Input protection

    +8 V to -4 V

    VIH

    2.0 V

    VIL

    0.8 V

    As an output

    Sources

    PXI_CLK10 (backplane connector)

    Sample Timebase Clock (60 MHz) divided by N (3 ≤ N ≤ 255)

    REF IN (SMB front panel connector)

    PXI_Trig <0..7> (backplane connector)

    PXI Star Trigger (backplane connector)

    CLOCK out on CH 0 (SMB front panel connector)

    Software Trigger

    Start Trigger

    Output impedance[12]

    50 Ω ±5%

    Output protection

    +6 V to -1 V

    Minimum VOH

    Open load

    4.0 V

    50 Ω load

    2.0 V

    Maximum VOL

    Open load

    0.4 V

    50 Ω load

    0.2 V

    Rise/fall time

    4 ns

    REF IN

    Connector type

    SMB

    Frequency range

    Phase-Locked Loop (PLL) Reference destination

    1 MHz to 20 MHz

    All other destinations (besides PLL Reference)

    200 kHz to 30 MHz

    Destinations

    PLL Reference

    REF OUT (SMB front panel connector)

    PFI 0 (SMB front panel connector)

    PXI_TRIG <0..7> (backplane connector)

    Input impedance

    1 kΩ ±1%

    Input protection (sine or square wave)

    12 Vpk-pk ±5 VDC

    Amplitude (sine or square wave)

    300 mVpk-pk to 5 Vpk-pk

    Input coupling

    AC

    REF OUT

    Connector type

    SMB

    Frequency range

    DC to 20 MHz

    Sources

    PXI_CLK10 (backplane connector)

    Sample Timebase Clock (60 MHz) divided by N (3 ≤ N ≤ 255)

    REF IN (SMB front panel connector)

    PXI_Trig <0..7> (backplane connector)

    PXI Star Trigger (backplane connector)

    CLOCK out on CH 0 (SMB front panel connector)

    PFI 0 (SMB front panel connector)

    Software Trigger

    Start Trigger

    Output impedance[13]

    50 Ω ±5%

    Output protection

    +6 V to -1 V

    VOH

    Open load

    4.0 V

    50 Ω load

    2.0 V

    VOL

    Open load

    0.4 V

    50 Ω load

    0.2 V

    Rise/fall time (50 Ω load)

    4 ns

    Start Trigger

    Sources

    PFI 0 (SMB front panel connector)

    PXI_Trig<0..7> (backplane connector)

    PXI Star Trigger (backplane connector)

    Software (use node or function call)

    Immediate (does not wait for a trigger.) The default is Immediate.

    Mode

    Continuous

    Trigger detection

    Edge (rising)

    Minimum pulse width

    10 ns

    Trigger to SINE output delay

    250 μs, typical

    Sample Clock

    Frequency

    300 MS/s

    Average phase noise density[14]

    -112 dBc/Hz

    Phase-Locked Loop (PLL)

    Sources

    PXI_CLK10 (backplane connector)

    REF IN (SMB front panel connector)

    PXI_TRIG <0..7> (backplane connector)

    None (The PLL is not used.) The default is None.[15]

    Frequency accuracy

    When using the PLL, the frequency accuracy of the PXI-5404 is solely dependent on the frequency accuracy of the PLL Reference source

    Lock time

    200 ms, typical

    PLL Reference frequencies

    3 MHz to 20 MHz in 1 MHz increments

    Frequency locking range

    ±50 ppm

    PLL Reference duty cycles

    30% to 70%

    Internal Clock

    Clock source

    The clock circuitry of the PXI-5404 can either be locked to a reference signal using the PLL or use an onboard frequency reference, specifically the Internal Clock.

    Frequency accuracy[16]

    ±6 ppm, typical

    Frequency temperature coefficient

    ±0.4 ppm/°C

    External Calibration[17]

    Calibration interval

    Specifications valid within one year of external calibration

    Warm-up time

    15 minutes

    Power[18]

    +3.3 V rail

    1 A

    +5 V rail

    550 mA

    +12 V rail

    180 mA

    -12 V rail

    50 mA

    Environment

    Operating temperature

    0 °C to 50 °C

    Storage temperature

    -20 ºC to 70 °C

    Physical Characteristics

    Dimensions

    3U, one-slot, PXI/cPCI module

    21.6 cm × 2.0 cm × 13.0 cm (8.5 in. × 0.8 in. × 5.1 in.)

    Weight

    175 g (6.1 oz)

    Compliance and Certifications

    Safety

    This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:

    • IEC 61010-1, EN 61010-1
    • UL 61010-1, CSA C22.2 No. 61010-1
    spd-note-note
    Note  

    For UL and other safety certifications, refer to the product label or the Online Product Certification section.

    Electromagnetic Compatibility

    This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:
    • EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity
    • EN 55011 (CISPR 11): Group 1, Class A emissions
    • AS/NZS CISPR 11: Group 1, Class A emissions
    • FCC 47 CFR Part 15B: Class A emissions
    • ICES-001: Class A emissions
    spd-note-note
    Note  

    In the United States (per FCC 47 CFR), Class A equipment is intended for use in commercial, light-industrial, and heavy-industrial locations. In Europe, Canada, Australia, and New Zealand (per CISPR 11), Class A equipment is intended for use only in heavy-industrial locations.

    spd-note-note
    Note  

    Group 1 equipment (per CISPR 11) is any industrial, scientific, or medical equipment that does not intentionally generate radio frequency energy for the treatment of material or inspection/analysis purposes.

    spd-note-note
    Note  

    For EMC declarations and certifications, refer to the Online Product Certification section.

    CE Compliance

    This product meets the essential requirements of applicable European Directives, as follows:

    • 2014/35/EU; Low-Voltage Directive (safety)
    • 2014/30/EU; Electromagnetic Compatibility Directive (EMC)

    Online Product Certification

    Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

    Environmental Management

    NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

    For additional environmental information, refer to the Minimize Our Environmental Impact web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

    Waste Electrical and Electronic Equipment (WEEE)

    spd-note-weee
    EU Customers  

    At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit ni.com/environment/weee.

    电子信息产品污染控制管理办法(中国RoHS)

    spd-note-china-rohs
    中国客户  

    National Instruments符合中国电子信息产品中限制使用某些有害物质指令(RoHS)。关于National Instruments中国RoHS合规性信息,请登录 ni.com/environment/rohs_china。(For information about China RoHS compliance, go to ni.com/environment/rohs_china.)

    • 1 Both outputs generate the same frequency simultaneously.
    • 2 9 kHz to 105 MHz .
    • 3 2,048 steps including endpoints.
    • 4 15 ºC to 50 ºC with 50 Ω load.
    • 5 15 ºC to 50 ºC
    • 6 Amplitude set to 1.8 Vpk-pk (~-1 dBFS). Measured from 9 kHz to 150 MHz.
    • 7 Amplitude set to 1.8 Vpk-pk (~-1 dBFS). Includes the 2nd through the 6th harmonics.
    • 8 Integrated from 9 kHz to 150 MHz .
    • 9 1.7:1 typical VSWR, DC to 105 MHz
    • 10 If the CH 0 CLOCK out signal is terminated into a 50 Ω load, the voltage levels are divided by two.
    • 11 1.07 μHz to 60 MHz. Duty cycle accuracy is valid with sine output at maximum amplitude.
    • 12 DC to 20 MHz.
    • 13 DC to 20 MHz.
    • 14 10 MHz SINE out, offset 10 kHz ±500 Hz. PLL Reference set to REF IN.
    • 15 Refer to Internal Clock for more information.
    • 16 15 °C to 35 °C.
    • 17 Also known as factory calibration.
    • 18 SINE out, CLOCK out, and REF OUT generating maximum amplitude waveforms into 50 Ω loads.

    Recently Viewed Topics