Table Of Contents

PCI-5122 Specifications

Version:
    Last Modified: April 5, 2017

    Definitions

    Warranted specifications describe the performance of a model under stated operating conditions and are covered by the model warranty.

    Characteristics describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

    • Typical specifications describe the expected performance met by a majority of the models.
    • Nominal specifications describe parameters and attributes that may be useful in operation.

    Conditions

    Specifications are valid under the following conditions unless otherwise noted.

    • All filter settings
    • All impedance selections
    • Sample clock set to 100 MS/s

    Vertical

    Analog Input (Channel 0 and Channel 1)

    Number of Channels

    Two (simultaneously sampled)

    Connector

    BNC

    Impedance and Coupling

    Input impedance (software-selectable)

    50 Ω ± 2.0%

    1 MΩ ± 0.75% in parallel with a typical capacitance of 29 pF

    Input coupling (software-selectable)

    AC[1]

    DC

    GND

    Voltage Levels

    Table 1. Full Scale (FS) Input Range and Programmable Vertical Offset, 50 Ω Input
    Range (Vpk-pk) Vertical Offset Range
    0.2 V ±0.1 V
    0.4 V ±0.2 V
    1 V ±0.5 V
    2 V ±1 V
    4 V ±2 V
    10 V
    Table 2. FS Input Range and Programmable Vertical Offset, 1 MΩ Input
    Range (Vpk-pk) Vertical Offset Range
    0.2 V ±0.1 V
    0.4 V ±0.2 V
    1 V ±0.5 V
    2 V ±1 V
    4 V ±2 V
    10 V ±5 V
    20 V
    Maximum input overload

    50 Ω

    7 Vrms with |Peaks| ≤ 10 V

    1 MΩ

    |Peaks| ≤ 42 V

    Accuracy

    Resolution

    14 bits

    Table 3. DC Accuracy [2]
    Input Range (Vpk-pk) PXI/PXIe-5122 PCI-5122
    0.2 V and 0.4 V ±(0.65% of input + 1.0 mV) ±(0.65% of input + 2.0 mV)
    1 V ±(0.65% of input + 1.2 mV) ±(0.65% of input + 2.0 mV)
    2 V ±(0.65% of input + 1.6 mV) ±(0.65% of input + 2.0 mV)
    4 V and 10 V ±(0.65% of input + 8.0 mV) ±(0.65% of input + 8.0 mV)
    20 V (1 MΩ only) ±(0.65% of input + 13.0 mV) ±(0.65% of input + 13.0 mV)

    Programmable vertical offset accuracy[3]

    ±0.4% of offset setting

    Table 4. DC Drift
    Input Range (Vpk-pk) 50 Ω and 1 MΩ
    0.2 V, 0.4 V, 1 V, and 2 V ±(0.057% of input + 0.006% of FS + 100 μV) per °C
    4 V, 10 V, and 20 V (1 MΩ only) ±(0.057% of input + 0.006% of FS + 900 µV) per °C
    AC amplitude accuracy[3]

    50 Ω

    ±0.06 dB (±0.7%) at 50 kHz, typical

    1 MΩ

    ±0.09 dB (±1.0%) at 50 kHz, typical

    Crosstalk[4]

    ≤-100 dB at 10 MHz, typical

    Bandwidth and Transient Response

    Bandwidth (-3 dB)[5]

    0.2 V input range

    80 MHz up to 40 ºC[6]

    All other input ranges

    100 MHz

    Rise/fall time

    0.2 V input range

    4.2 ns, typical

    All other input ranges

    3.5 ns, typical

    Bandwidth limit filters[7]

    Noise filter

    20 MHz

    2-pole Bessel filter

    Antialias filter

    40 MHz (-6 dB), typical

    35 MHz (-3 dB)

    6-pole Chebyshev filter

    AC coupling cutoff (-3 dB)[8]

    12 Hz

    Table 5. Passband Flatness, Typical [9]
    Filter Settings Input Range (Vpk-pk) 50 Ω and 1 MΩ
    Filters off 0.2 V
    • ±0.4 dB (DC to 20 MHz)
    • ±1 dB (20 MHz to 40 MHz)
    All other input ranges
    • ±0.4 dB (DC to 20 MHz)
    • ±1.0 dB (20 MHz to 50 MHz)
    Antialias filter on All ranges
    • ±1.2 dB (DC to 16 MHz)
    • ±1.6 dB (16 MHz to 32 MHz)
    Figure 1. PCI-5122 Frequency Response, Typical

    Spectral Characteristics

    Table 6. Spurious-Free Dynamic Range with Harmonics (SFDR), Typical [10]
    Range (Vpk-pk) 50 Ω 1 MΩ
    0.2 V 75 dBc 70 dBc
    0.4 V 75 dBc 70 dBc
    1 V 75 dBc 70 dBc
    2 V 75 dBc 70 dBc
    4 V 65 dBc 70 dBc
    10 V 65 dBc 60 dBc
    20 V 60 dBc
    Table 7. Total Harmonic Distortion (THD), Typical [11]
    Range (Vpk-pk) 50 Ω 1 MΩ
    0.2 V -75 dBc -68 dBc
    0.4 V -75 dBc -68 dBc
    1 V -75 dBc -68 dBc
    2 V -73 dBc -68 dBc
    4 V -63 dBc -68 dBc
    10 V -63 dBc -58 dBc
    20 V -58 dBc

    Intermodulation distortion[12]

    -75 dBc, typical

    Table 8. Signal-to-Noise Ratio (SNR), Typical [13]
    Range (Vpk-pk) 50 Ω 1 MΩ
    Filters Off Antialias Filter On Filters Off Antialias Filter On
    0.2 V 60 dB 60 dB 56 dB 60 dB
    0.4 V 62 dB 62 dB 61 dB 62 dB
    1 V 62 dB 62 dB 62 dB 62 dB
    2 V 62 dB 62 dB 62 dB 62 dB
    4 V 61 dB 62 dB
    Table 9. Signal to Noise and Distortion (SINAD), Typical [14]
    Range (Vpk-pk) 50 Ω 1 MΩ
    Filters Off Antialias Filter On Filters Off Antialias Filter On
    0.2 V 60 dB 60 dB 56 dB 59 dB
    0.4 V 62 dB 62 dB 60 dB 61 dB
    1 V 62 dB 62 dB 61 dB 61 dB
    2 V 62 dB 62 dB 61 dB 61 dB
    4 V 60 dB 61 dB
    Figure 2. PCI-5122 Dynamic Performance, 50 Ω, 1 V Range, Typical
    Table 10. RMS Noise (Noise Filter On) [15]
    Range (Vpk-pk) 50 Ω 1 MΩ
    0.2 V
    • PXI/PXIe-5122: 46 μVrms (0.023% FS )
    • PCI-5122: 56 μVrms (0.028% FS)
    • PXI/PXIe-5122: 60 μVrms (0.030% FS)
    • PCI-5122: 72 μVrms (0.036% FS)
    0.4 V 92 μVrms (0.023% FS) 92 μVrms (0.023% FS)
    1 V 230 μVrms (0.023% FS) 230 μVrms (0.023% FS)
    2 V 460 μVrms (0.023% FS) 460 μVrms (0.023% FS)
    4 V 920 μVrms (0.023% FS) 920 μVrms (0.023% FS)
    10 V 2.3 mVrms (0.023% FS) 2.3 mVrms (0.023% FS)
    20 V 4.6 mVrms (0.023% FS)
    Table 11. RMS Noise (Antialias Filter On) [15]
    Range (Vpk-pk) 50 Ω 1 MΩ
    0.2 V
    • PXI/PXIe-5122: 66 μVrms (0.033% FS)
    • PCI-5122: 82 μVrms (0.041% FS)
    • PXI/PXIe-5122: 80 μVrms (0.040% FS)
    • PCI-5122: 96 μVrms (0.048% FS)
    0.4 V 100 μVrms (0.025% FS) 120 μVrms (0.030% FS)
    1 V 250 μVrms (0.025% FS) 300 μVrms (0.030% FS)
    2 V 500 μVrms (0.025% FS) 600 μVrms (0.030% FS)
    4 V 1 mVrms (0.025% FS) 1.2 mVrms (0.030% FS)
    10 V 2.5 mVrms (0.025% FS) 3 mVrms (0.030% FS)
    20 V 6 mVrms (0.030% FS)
    Table 12. RMS Noise (Filters Off) [15]
    Range (Vpk-pk) 50 Ω 1 MΩ
    0.2 V
    • PXI/PXIe-5122: 66 μVrms (0.033% FS)
    • PCI-5122: 90 μVrms (0.045% FS)
    110 μVrms (0.055% FS)
    0.4 V 100 μVrms (0.025% FS) 160 μVrms (0.040% FS)
    1 V 250 μVrms (0.025% FS) 300 μVrms (0.030% FS)
    2 V 500 μVrms (0.025% FS) 600 μVrms (0.030% FS)
    4 V 1 mVrms (0.025% FS) 1.6 mVrms (0.040% FS)
    10 V 2.5 mVrms (0.025% FS) 3 mVrms (0.030% FS)
    20 V 6 mVrms (0.030% FS)
    Figure 3. Representation of PCI-5122 Spectral Noise Density, 0.2 V Input Range, Noise Filter Enabled, 1 MΩ Input Impedance
    Figure 4. Representation of PCI-5122 Spectral Noise Density, 0.2 V Input Range, Full Bandwidth, 50 Ω Input Impedance

    Horizontal

    Sample Clock

    Sources

    Internal

    Onboard clock (internal VCXO)[16]

    External

    CLK IN (front panel SMB connector)

    PXI Star Trigger (backplane connector, PXI/PXIe-5122 only)

    Onboard Clock (Internal VCXO)

    Sample rate range

    Real-time sampling (single shot)[17]

    1.526 kS/s to 100 MS/s

    Random interleaved sampling (RIS)

    200 MS/s to 2 GS/s in multiples of 100 MS/s

    Phase noise density, typical[18]

    <-100 dBc/Hz at 100 Hz

    <-120 dBc/Hz at 1 kHz

    <-130 dBc/Hz at 10 kHz

    Sample clock jitter, typical [19]

    1 ps rms (100 Hz to 100 kHz)

    2 ps rms (100 Hz to 1 MHz)

    Timebase frequency

    100 MHz

    Timebase accuracy

    Not phase-locked to Reference clock

    ±25 ppm

    Phase-locked to Reference clock

    Equal to the Reference clock accuracy

    Sample clock delay range

    ±1 Sample clock period

    Sample clock delay/adjustment resolution

    ≤10 ps

    External Sample Clock

    External Sample clock sources

    PXI/PXIe-5122

    CLK IN (front panel SMB connector)

    PXI Star Trigger (backplane connector)

    PCI-5122

    CLK IN (front panel SMB connector)

    Frequency range[20]

    30 MHz to 105 MHz (CLK IN)

    30 MHz to 80 MHz (PXI Star Trigger, PXI/PXIe-5122 only)

    Duty cycle tolerance

    45% to 55%

    Sample Clock Exporting

    Table 13. Exported Sample Clock Destinations
    Destination Maximum Frequency
    CLK OUT (front panel SMB connector) 105 MHz
    PXI_Trig<0..6> (backplane connector)[21] 20 MHz
    PFI<0..1> (front panel 9-pin mini-circular DIN connector)[21] 25 MHz
    RTSI<0..6>[21] 20 MHz

    Phase-Locked Loop (PLL) Reference Clock

    Sources

    PXI/PXIe-5122

    PXI_CLK10 (backplane connector)

    CLK IN (front panel SMB connector)

    PCI-5122

    RTSI 7

    CLK IN (front panel SMB connector)

    Frequency range

    1 MHz to 20 MHz in 1 MHz increments[22]

    Duty cycle tolerance

    45% to 55%

    Exported reference clock destinations

    PXI/PXIe-5122

    CLK OUT (front panel SMB connector)

    PFI<0..1> (front panel 9-pin mini-circular DIN connector)

    PXI_Trig <0..7> (backplane connector)

    PCI-5122

    CLK OUT (front panel SMB connector)

    PFI<0..1> (front panel 9-pin mini-circular DIN connector)

    RTSI<0..7>

    CLK IN (Sample Clock and Reference Clock Input, Front Panel Connector)

    Input voltage range

    Sine wave (Vpk-pk)

    0.65 V to 2.8 V (0 dBm to 13 dBm)

    Square wave (Vpk-pk)

    0.2 V to 2.8 V

    Maximum input overload

    7 Vrms with |Peaks| ≤ 10 V

    Impedance

    50 Ω

    Coupling

    AC

    CLK OUT (Sample Clock and Reference Clock Output, Front Panel Connector)

    Output impedance

    50 Ω

    Logic type

    3.3 V CMOS

    Maximum drive current

    ±48 mA

    Trigger

    Reference (Stop) Trigger

    spd-note-note
    Note  

    Refer to the following sections and the NI High-Speed Digitizers Help for more information about what sources are available for each trigger type.

    Trigger types

    Edge, window, hysteresis, video, digital, immediate, and software

    Trigger sources

    PXI-5122

    CH 0, CH 1, TRIG, PXI_Trig <0..6>, PFI <0..1>, PXI Star Trigger, and software

    PXIe-5122

    CH 0, CH 1, TRIG, PXI_Trig <0..6>, PFI <0..1>, and software

    PCI-5122

    CH 0, CH 1, TRIG, RTSI <0..6>, and software

    Time resolution
    Time-to-digital conversion circuit (TDC) on

    Onboard clock

    100 ps

    External clock

    N/A

    TDC off

    Onboard clock

    10 ns

    External clock

    External clock period

    Minimum rearm time[23]

    TDC on

    12 µs

    TDC off

    3 µs

    Holdoff[24]

    Onboard clock

    Rearm time to 171.79 s

    External clock

    (Rearm time/10 ns) × External Clock Period to (234 - 1) × External Clock Period

    Analog Trigger (Edge, Window, and Hysteresis Trigger Types)

    Sources

    CH 0 (front panel BNC connector)

    CH 1 (front panel BNC connector)

    TRIG (front panel BNC connector)

    Trigger level range

    CH 0, CH 1

    100% of FS

    TRIG (External Trigger)

    ±5 V

    Trigger level resolution

    10 bits (1 in 1,024)

    Edge trigger sensitivity

    CH 0, CH 1

    2.5% FS up to 50 MHz, increasing to 5% FS at 100 MHz

    TRIG (External Trigger, Vpk-pk)

    0.25 V up to 100 MHz, increasing to 1 V at 200 MHz

    Level accuracy

    CH 0, CH 1

    ±3.5% FS up to 10 MHz, typical

    TRIG (External Trigger)

    ±0.35 V (±3.5% of FS) up to 10 MHz, typical

    Trigger jitter

    ≤80 ps rms[25]

    Trigger filters

    Low-frequency (LF) reject

    50 kHz

    High-frequency (HF) reject

    50 kHz

    Digital Trigger (Digital Trigger Type)

    PXI-5122

    PXI_Trig<0..6> (backplane connector)

    PFI<0..1> (front panel SMB connector)

    PXI Star Trigger (backplane connector)

    PXIe-5122

    PXI_Trig<0..6> (backplane connector)

    PFI<0..1> (front panel SMB connector)

    PCI-5122

    RTSI<0..6>

    PFI<0..1> (front panel SMB connector)

    Video Trigger (Video Trigger Type)

    Sources

    CH 0 (front panel BNC connector)

    CH 1 (front panel BNC connector)

    TRIG (front panel BNC connector)

    Types

    Specific line

    Any line

    Specific field

    Standard

    Negative sync of NTSC, PAL, or SECAM signal

    TRIG (External Trigger, Front Panel Connector)

    Connector

    BNC

    Impedance

    1 MΩ in parallel with 22 pF

    Coupling

    AC

    DC

    AC-coupling cutoff (-3 dB)

    12 Hz

    Input voltage range

    ±5 V

    Maximum input overload

    |Peaks| ≤ 42 V

    PFI 0 and PFI 1 (Programmable Function Interface, AUX Front Panel Connectors)

    Connector

    9-pin mini-circular DIN

    Direction

    Bi-directional

    As an input (trigger)

    Destinations

    Start Trigger (Acquisition Arm)

    Reference (Stop) Trigger

    Arm Reference Trigger

    Advance Trigger

    Input impedance

    150 kΩ

    VIH

    2.0 V

    VIL

    0.8 V

    Maximum input overload

    -0.5 V to 5.5 V

    Maximum frequency

    25 MHz

    As an output (event)

    Sources

    Ready for Start

    Start Trigger (Acquisition Arm)

    Ready for Reference

    Reference (Stop) Trigger

    End of Record

    Ready for Advance

    Advance Trigger

    Done (End of Acquisition)

    Probe Compensation[26]

    Output impedance

    50 Ω

    Logic type

    3.3 V CMOS

    Maximum drive current

    PXI/PCI-5122

    ±24 mA

    PXIe-5122

    ±12 mA

    Maximum frequency

    25 MHz

    Waveform Specifications

    Table 14. Onboard Memory Size
    PXI-5122 PXIe-5122 PCI-5122
    8 MB per channel (standard option, 4 MS per channel)
    32 MB per channel option (16 MS per channel)
    64 MB per channel option (32 MS per channel)
    256 MB per channel option (128 MS per channel)
    512 MB per channel option (256 MS per channel)

    Minimum record length

    1 sample

    Number of pretrigger samples

    Zero up to full record length.[27]

    Number of posttrigger samples

    Zero up to full record length.[27]

    Maximum number of records in onboard memory
    PXI/PCI-5122

    8 MB per channel

    21,845

    32 MB per channel

    87,381

    64 MB per channel

    100,000[28]

    256 MB per channel

    100,000[28]

    512 MB per channel

    100,000[28]

    PXIe-5122

    8 MB per channel

    16,384

    32 MB per channel

    65,536

    64 MB per channel

    100,000[28]

    256 MB per channel

    100,000[28]

    512 MB per channel

    100,000[28]

    Allocated onboard memory per record

    PXI/PCI-5122

    (Record Length × 2 bytes/S) + 200 bytes, rounded up to next multiple of 128 bytes

    or

    384 bytes, whichever is greater

    PXIe-5122

    (Record Length × 2 bytes/S) + 480 bytes, rounded up to next multiple of 128 bytes

    or

    512 bytes, whichever is greater

    Calibration

    External Calibration

    External calibration calibrates the VCXO and the voltage reference. All calibration constants are stored in nonvolatile memory.

    Self-Calibration

    Self-calibration is done on software command. The calibration corrects for gain, offset, frequency response, triggering, and timing adjustment errors for all input ranges.

    Calibration Specifications

    Interval for external calibration

    2 years

    Warm-up time

    15 minutes

    Power

    Table 15. PXI/PCI-5122 Power (Typical)
    Specification PXI-5122 PCI-5122
    +3.3 VDC 1.4 A 1.4 A
    +5 VDC 1.5 A 2.4 A
    +12 VDC 110 mA 110 mA
    -12 VDC 270 mA 0 A
    Total power 16.7 W 17.9 W
    Table 16. PXIe-5122 Power
    Specification Typical Value Maximum Value
    +3.3 VDC 1.6 A 1.6 A
    +12 VDC 2.0 A 2.32 A
    Total power 29.28 W 33.12 W

    Software

    Driver Software

    Driver support for this device was first available in NI-SCOPE 2.6 (PXI/PCI-5122) and 3.3.1 (PXIe-5122).

    NI-SCOPE is an IVI-compliant driver that allows you to configure, control, and calibrate the PCI-5122. NI-SCOPE provides application programming interfaces for many development environments.

    Application Software

    NI-SCOPE provides programming interfaces, documentation, and examples for the following application development environments:

    • LabVIEW
    • LabWindows™/CVI™
    • Measurement Studio
    • Microsoft Visual C/C++
    • .NET (C# and VB.NET)

    Interactive Soft Front Panel and Configuration

    The NI-SCOPE Soft Front Panel (SFP) allows interactive control of the PCI-5122.

    Interactive control of the PCI-5122 was first available in NI-SCOPE SFP version 2.0.1 (PXI/PCI-5122) and 2.7 (PXIe-5122). The NI-SCOPE SFP is included on the NI-SCOPE media.

    NI Measurement & Automation Explorer (MAX) also provides interactive configuration and test tools for the PCI-5122. MAX is included on the NI-SCOPE media.

    TClk Specifications

    You can use the NI TClk synchronization method and the NI-TClk driver to align the Sample clocks on any number of supported devices, in one or more chassis. For more information about TClk synchronization, refer to the NI-TClk Synchronization Help, which is located within the NI High-Speed Digitizers Help. For other configurations, including multichassis systems, contact NI Technical Support at ni.com/support.

    Intermodule SMC Synchronization Using NI-TClk for Identical Modules

    Specifications are valid under the following conditions:
    • All PXI-5122 modules installed in one NI PXI-1042 chassis, or all PXIe-5122 modules installed in one PXI Express chassis.
    • All parameters set to identical values for each SMC-based module.
    • Sample clock set to 100 MS/s and all filters are disabled.
    spd-note-note
    Note  

    Although you can use NI-TClk to synchronize non-identical modules, these specifications apply only to synchronizing identical modules.

    Skew[29]

    500 ps, typical

    Average skew after manual adjustment[30]

    <10 ps, typical

    Sample clock delay/adjustment resolution

    ≤10 ps, typical

    Dimensions and Weight

    PXI-5122

    Dimensions

    21.6 cm × 2.0 cm × 13.0 cm

    (8.5 in. × 0.8 in. × 5.1 in.)

    3U, 1 slot, PXI/cPCI Module

    Weight

    383 g (13.5 oz.)

    PXIe-5122

    Dimensions

    21.3 cm × 2.0 cm × 13.0 cm

    (8.4 in. × 0.8 in. × 5.1 in.)

    3U, 1 slot, PXI Express Module

    Weight

    453 g (16.0 oz.)

    PCI-5122

    Dimensions

    35.5 cm × 2.0 cm × 11.3 cm (14.0 in. × 0.8 in. × 4.4 in.)

    Weight

    455 g (16.0 oz.)

    Environment

    PXIe-5122

    Environment

    Maximum altitude

    2,000 m (800 mbar) (at 25 °C ambient temperature)

    Pollution Degree

    2

    Indoor use only.

    Operating Environment
    spd-note-note
    Note  

    Refer to KnowledgeBase 4AEB2ML1 at ni.com for information about maximizing PXI Express data transfer rates when operating at ambient temperatures below 10 °C.

    Ambient temperature range

    0 °C to 55 °C (Tested in accordance with IEC 60068-2-1 and IEC 60068-2-2. Meets MIL-PRF-28800F Class 3 low temperature limit and MIL-PRF-28800F Class 2 high temperature limit.)

    Relative humidity range

    10% to 90%, noncondensing (Tested in accordance with IEC 60068-2-56.)

    Storage Environment

    Ambient temperature range

    -40 °C to 71 °C (Tested in accordance with IEC 60068-2-1 and IEC 60068-2-2. Meets MIL-PRF-28800F Class 3 limits.)

    Relative humidity range

    5% to 95%, noncondensing (Tested in accordance with IEC 60068-2-56.)

    Shock and Vibration

    Operating shock

    30 g peak, half-sine, 11 ms pulse (Tested in accordance with IEC 60068-2-27. Meets MIL-PRF-28800F Class 2 limits.)

    Storage shock

    50 g peak, half-sine, 11 ms pulse (Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.)

    Random vibration

    Operating

    5 Hz to 500 Hz, 0.3 grms (Tested in accordance with IEC 60068-2-64.)

    Nonoperating

    5 Hz to 500 Hz, 2.4 grms (Tested in accordance with IEC 60068-2-64. Test profile exceeds the requirements of MIL-PRF-28800F, Class 3.)

    PXI-5122

    Environment

    Maximum altitude

    2,000 m (at 25 °C ambient temperature)

    Pollution Degree

    2

    Indoor use only.

    Operating Environment

    Ambient temperature range

    0 °C to 45 °C when installed in an NI PXI-1000/B or PXI-101x chassis.

    0 °C to 55 °C when installed in any other NI PXI chassis.

    (Tested in accordance with IEC 60068-2-1 and IEC 60068-2-2.)

    Relative humidity range

    10% to 90%, noncondensing (Tested in accordance with IEC 60068-2-56.)

    Storage Environment

    Ambient temperature range

    -40 °C to 71 °C (Tested in accordance with IEC 60068-2-1 and IEC 60068-2-2.)

    Relative humidity range

    5% to 95%, noncondensing (Tested in accordance with IEC 60068-2-56.)

    Shock and Vibration

    Operational shock

    30 g peak, half-sine, 11 ms pulse (Tested in accordance with IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.)

    Storage shock

    50 g peak, half-sine, 11 ms pulse (Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.)

    Random vibration

    Operating

    5 Hz to 500 Hz, 0.31 grms (Tested in accordance with IEC 60068-2-64.)

    Nonoperating

    5 Hz to 500 Hz, 2.46 grms (Tested in accordance with IEC 60068-2-64. Test profile exceeds the requirements of MIL-PRF-28800F, Class 3.)

    PCI-5122

    Environment

    Maximum altitude

    2,000 m (at 25 °C ambient temperature)

    Pollution Degree

    2

    Indoor use only.

    Operating Environment

    Ambient temperature range

    0 °C to 45 °C (Tested in accordance with IEC 60068-2-1 and IEC 60068-2-2.)

    Relative humidity range

    10% to 90%, noncondensing (Tested in accordance with IEC 60068-2-56.)

    Storage Environment

    Ambient temperature range

    -40 °C to 70 °C (Tested in accordance with IEC 60068-2-1 and IEC 60068-2-2.)

    Relative humidity range

    5% to 95%, noncondensing (Tested in accordance with IEC 60068-2-56.)

    Compliance and Certifications

    Safety

    This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:

    • IEC 61010-1, EN 61010-1
    • UL 61010-1, CSA 61010-1
    spd-note-note
    Note  

    For UL and other safety certifications, refer to the product label or the Online Product Certification section.

    Electromagnetic Compatibility

    This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:
    • EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity
    • EN 55011 (CISPR 11): Group 1, Class A emissions
    • AS/NZS CISPR 11: Group 1, Class A emissions
    • FCC 47 CFR Part 15B: Class A emissions
    • ICES-001: Class A emissions
    spd-note-note
    Note  

    In the United States (per FCC 47 CFR), Class A equipment is intended for use in commercial, light-industrial, and heavy-industrial locations. In Europe, Canada, Australia, and New Zealand (per CISPR 11), Class A equipment is intended for use only in heavy-industrial locations.

    spd-note-note
    Note  

    Group 1 equipment (per CISPR 11) is any industrial, scientific, or medical equipment that does not intentionally generate radio frequency energy for the treatment of material or inspection/analysis purposes.

    spd-note-note
    Note  

    For EMC declarations and certifications, refer to the Online Product Certification section.

    CE Compliance

    This product meets the essential requirements of applicable European Directives, as follows:

    • 2014/35/EU; Low-Voltage Directive (safety)
    • 2014/30/EU; Electromagnetic Compatibility Directive (EMC)

    Online Product Certification

    Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

    Environmental Management

    NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

    For additional environmental information, refer to the Minimize Our Environmental Impact web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

    Waste Electrical and Electronic Equipment (WEEE)

    spd-note-weee
    EU Customers  

    At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit ni.com/environment/weee.

    电子信息产品污染控制管理办法(中国RoHS)

    spd-note-china-rohs
    中国客户  

    National Instruments符合中国电子信息产品中限制使用某些有害物质指令(RoHS)。关于National Instruments中国RoHS合规性信息,请登录 ni.com/environment/rohs_china。(For information about China RoHS compliance, go to ni.com/environment/rohs_china.)

    • 1 AC coupling available on 1 MΩ input only.
    • 2 Programmable vertical offset = 0 V. Within ±5 °C of self-calibration temperature.
    • 3 Within ±5 °C of self-calibration temperature.
    • 4 CH 0 to/from CH 1 and External Trigger to CH 0 or CH 1.
    • 5 Filters off.
    • 6 78 MHz above 40 °C.
    • 7 Only one filter can be enabled at any given time. The antialias filter is enabled by default.
    • 8 AC coupling available on 1 MΩ input only.
    • 9 Referenced to 50 kHz.
    • 10 10 MHz, -1 dBFS input signal. Includes the 2nd through the 5th harmonics. Measured from DC to 50 MHz on the PXI/PXIe-5122. Measured from 5 kHz to 50 MHz on the PCI-5122.
    • 11 10 MHz, -1 dBFS input signal. Includes the 2nd through the 5th harmonics.
    • 12 0.2 V to 2.0 V input range. 50 Ω input impedance. Two tones at 10.2 MHz and 11.2 MHz. Each tone is -7 dBFS.
    • 13 10 MHz, -1 dBFS input signal. Excludes harmonics. Measured from DC to 50 MHz.
    • 14 10 MHz, -1 dBFS input signal. Includes harmonics. Measured from DC to 50 MHz.
    • 15 50 Ω terminator connected to input.
    • 16 Internal Sample clock is locked to the Reference clock or derived from the onboard VCXO.
    • 17 Divide by n decimation used for all rates less than 100 MS/s.
    • 18 10 MHz input signal.
    • 19 Includes the effects of the converter aperture uncertainty and the clock circuitry jitter. Excludes trigger jitter.
    • 20 Divide by n decimation available, where 1 ≤ n ≤ 65,535.
    • 21 Decimated Sample clock only.
    • 22 Default of 10 MHz. The PLL Reference clock frequency must be accurate to ±50 ppm.
    • 23 Holdoff set to 0. Onboard Sample clock at maximum rate.
    • 24 TDC is off when using external Sample clock.
    • 25 Within ±5 °C of self-calibration temperature.
    • 26 1 kHz, 50% duty cycle square wave, PFI 1 only.
    • 27 Single-record mode and multiple-record mode.
    • 28 It is possible to exceed these numbers if you fetch records while acquiring data.
    • 29 Caused by clock and analog path delay differences. No manual adjustment performed.
    • 30 For information about manual adjustment, refer to the Synchronization Repeatability Optimization topic in the NI-TClk Synchronization Help available at ni.com/manuals. For additional help with the adjustment process, contact NI Technical Support at ni.com/support.

    Recently Viewed Topics