Table Of Contents

Setup and Hold Times

Last Modified: September 15, 2017

When a DAQ device samples a digital signal, the signal must remain stable for a period of time before and after the assertion of the clock edge used for timing. The amount of time before the assertion of the clock is called the setup time. The amount of time after the assertion of the clock edge is called the hold time. Refer to your device documentation for minimum setup and hold times.


Recently Viewed Topics