Table Of Contents

In Range and Coerce (G Dataflow)

Version:
    Last Modified: March 31, 2017

    Determines whether the input value falls within a range specified by the upper and lower limits and optionally coerces the value to fall within the range.

    To allow the node to perform coercion, select Elements in the Behavior section of the Item tab.

    connector_pane_image
    datatype_icon

    upper limit

    The upper limit of the range.

    Data Type Changes on FPGA

    When you add this node to a document targeted to an FPGA, this input has a default data type that uses fewer hardware resources at compile time.

    datatype_icon

    x

    The value to test in the range and optionally coerce if it does not fall between the upper and lower limits. This input changes to waveform when the data type is a waveform.

    This input supports all data types.

    Data Type Changes on FPGA

    When you add this node to a document targeted to an FPGA, this output has a default data type that uses fewer hardware resources at compile time.

    datatype_icon

    lower limit

    The lower limit of the range.

    Data Type Changes on FPGA

    When you add this node to a document targeted to an FPGA, this input has a default data type that uses fewer hardware resources at compile time.

    datatype_icon

    in range?

    A Boolean value that indicates whether the input value is in range.

    True x is in range.
    False x is out of range. This node also returns False if x, upper limit, or lower limit is NaN.

    In Compare Elements mode, the data type structure of in range? matches the data type structure of x, with each scalar replaced by a Boolean value.

    datatype_icon

    coerced

    The coerced or unchanged input value.

    Data Type Changes on FPGA

    When you add this node to a document targeted to an FPGA, this output has a default data type that uses fewer hardware resources at compile time.

    Where This Node Can Run:

    Desktop OS: Windows

    FPGA: This product does not support FPGA devices


    Recently Viewed Topics