Table Of Contents

Matrix Update (Hermitian » Rank-2k) (G Dataflow)

Version:
    Last Modified: March 15, 2017

    Calculates the rank-2k update of the upper or lower triangular component of a Hermitian matrix.

    connector_pane_image
    datatype_icon

    operation

    Operation this node performs on A and B.

    Name Value Description
    Direct 0 op(A) = A and op(B) = B
    Conjugated and Transposed 1 op(A) = conjugate transpose of A and op(B) = conjugate transpose of B
    Transposed 2 op(A) = transpose of A and op(B) = transpose of B

    Default: Direct

    datatype_icon

    A

    Matrix such that op(A) has dimensions N × K.

    datatype_icon

    B

    Matrix such that op(B) has the same dimensions as op(A).

    datatype_icon

    C

    Hermitian matrix.

    C must have dimensions greater than or equal to N × N, where N is the number of rows in op(A). If C is an empty matrix, this node initializes C to be an N × N matrix with all elements set to 0.

    datatype_icon

    matrix C type

    Triangular component of C this node uses for the calculation.

    Name Value Description
    Lower Triangular 2 This node uses the lower triangular component of C for the calculation.
    Upper Triangular 3 This node uses the upper triangular component of C for the calculation.

    Default: Upper Triangular

    datatype_icon

    error in

    Error conditions that occur before this node runs.

    The node responds to this input according to standard error behavior.

    Standard Error Behavior

    Many nodes provide an error in input and an error out output so that the node can respond to and communicate errors that occur while code is running. The value of error in specifies whether an error occurred before the node runs. Most nodes respond to values of error in in a standard, predictable way.

    error in does not contain an error error in contains an error
    If no error occurred before the node runs, the node begins execution normally.

    If no error occurs while the node runs, it returns no error. If an error does occur while the node runs, it returns that error information as error out.

    If an error occurred before the node runs, the node does not execute. Instead, it returns the error in value as error out.

    Default: No error

    datatype_icon

    alpha

    Scalar that scales A * BH and AH * B, where AH and BH represent conjugate transpose of A and B, respectively.

    Default: 1+0i

    datatype_icon

    beta

    Scalar that scales C.

    Default: 1

    datatype_icon

    zher2k

    Matrix of the same dimensions as C.

    For the first N rows and N columns in the triangular component you select in matrix C type, zher2k returns the result of the following equation:

    zher2k = alpha * op(A) * op(B) H + ( alpha ¯ ) * op(B) * op(A)H + beta * C

    where

    op(A)H represents the conjugate transpose of op(A)

    op(B)H represents the conjugate transpose of op(B)

    alpha ¯ represents the conjugate of alpha

    For any remaining rows and columns, zher2k returns the element in C with the same index.

    datatype_icon

    error out

    Error information.

    The node produces this output according to standard error behavior.

    Standard Error Behavior

    Many nodes provide an error in input and an error out output so that the node can respond to and communicate errors that occur while code is running. The value of error in specifies whether an error occurred before the node runs. Most nodes respond to values of error in in a standard, predictable way.

    error in does not contain an error error in contains an error
    If no error occurred before the node runs, the node begins execution normally.

    If no error occurs while the node runs, it returns no error. If an error does occur while the node runs, it returns that error information as error out.

    If an error occurred before the node runs, the node does not execute. Instead, it returns the error in value as error out.

    Where This Node Can Run:

    Desktop OS: Windows

    FPGA: This product does not support FPGA devices


    Recently Viewed Topics