Table Of Contents

Lead Lag (G Dataflow)

Version:
    Last Modified: March 31, 2017

    Implements a PID controller with a lead or lag function, which is generally used as a dynamic compensator in feedforward control schemes.

    connector_pane_image
    datatype_icon

    reset

    A Boolean or a Boolean array that specifies the initialization of the internal state of the node.

    True Initializes the output to the current input value.
    False Does not initialize the output to the current input value.

    Default: False

    datatype_icon

    input

    Input signal.

    This input accepts a double-precision, floating-point number or an array of double-precision, floating-point numbers.

    datatype_icon

    tuning parameters

    Tuning parameters to adjust the controller.

    This input accepts a cluster or an array of clusters.

    datatype_icon

    gain

    DC gain. Setting gain to a negative value produces an inverting amplifier with an additional 180-degree phase shift.

    datatype_icon

    lag time

    Phase lag in seconds. A value of zero turns off the lag.

    datatype_icon

    lead time

    Phase lead in seconds. A value of zero turns off the lead. Large lead time values might result in a wild oscillation of the output.

    datatype_icon

    dt

    Loop-cycle time or interval, in seconds, at which this node is called.

    dt must be greater than zero.

    datatype_icon

    output

    Control output of the PID algorithm that is applied to the controlled process.

    This output can return a double-precision, floating-point number or an array of double-precision, floating-point numbers.

    Where This Node Can Run:

    Desktop OS: Windows

    FPGA: This product does not support FPGA devices


    Recently Viewed Topics