From 12:00 PM - 4:00 PM CST on Thursday, October 18, will be undergoing system upgrades that may result in temporary service interruption.

We appreciate your patience as we improve our online experience.

Table Of Contents

Increasing Execution Rate of Code on an FPGA

Last Modified: January 11, 2018

If the FPGA target base clocks fail to execute code at a rate that meets the timing objectives of your application, you can create a derived clock to achieve faster execution rates.

Complete the following steps to create and use a derived clock.

  1. In the Application document targeted to the FPGA target, open or create a resource collection.
  2. In the Resource Collection document, create a new derived clock.
  3. Optional: Rename the clock to more easily differentiate between clocks on the diagram. By default, the name is DerivedClock.
  4. On the Item tab, click Change clock speed.
  5. In the Change Clock Speed dialog box, specify the new clock speed.
    Option Description
    Set by frequency Use this option if you know the timing objective of your code according to the frequency, measured in MHz.
    Set by period Use this option if you know the timing objective of your code according to the length of one period, measured in ns.
    If your entry falls outside the range of the slider, LabVIEW automatically adjusts your entry to the closest acceptable number.
  6. Click OK.
  7. Use the derived clock to drive a Clock-Driven Loop and control the timing of your code on the FPGA. You can select a derived clock from a clock constant in an FPGA VI or Clock-Driven Logic document.

Recently Viewed Topics