From 6:00 PM CST Friday, Feb 15th - 2:00 AM CST Sunday, Feb 17th, will be undergoing system upgrades that may result in temporary service interruption.

We appreciate your patience as we improve our online experience.

Table Of Contents

Creating Custom Condition Symbols for an FPGA Target

Last Modified: August 13, 2018

You can create custom condition symbols targeted to an FPGA and use these symbols in any Disable Structure within your FPGA application.

  1. In SystemDesigner, select the FPGA target.
  2. On the Item tab, in the Compile symbols section, click the plus button to create a new symbol in the User-defined symbols table.
  3. Enter a name and value for the symbol. Choose a name that indicates what the condition symbol is evaluating.
You can now select the symbol you created in a Disable Structure in any document in your application.

Recently Viewed Topics