Table Of Contents

FPGA Host Interface Nodes (G Dataflow)

Last Modified: January 12, 2018

node_icon
Aborts the opened and running FPGA VI on the simulated FPGA target.
node_icon
Communicates to the FPGA VI that the host VI received the interrupt(s).
node_icon
Requests a region to read from the Target to Host FIFO and returns an external data value reference to this region. Use this node to automatically begin DMA data transfer between the FPGA target and the host computer without using Start DMA FIFO.
node_icon
Requests a region to write to a Host to Target FIFO and returns an external data value reference to this region. Use this node to automatically begin DMA data transfer between the FPGA target and the host computer without using Start DMA FIFO.
node_icon
Closes the reference to the FPGA VI.
node_icon
Specifies the capacity, or depth, in elements of the Host to Target FIFO.
node_icon
Downloads the specified FPGA VI or bitfile to the FPGA target.
node_icon
Casts the input reference to the specified data type.
node_icon
Returns the execution mode of the FPGA VI.
node_icon
Opens a reference to an FPGA bitfile and FPGA target you specify or an FPGA application in simulation.
node_icon
Reads elements of a Target to Host FIFO from a VI targeted to an FPGA.
node_icon
Reads and writes values to controls or indicators in the FPGA VI on the FPGA target.
node_icon
Reserves the specified PXI trigger line.
node_icon
Runs the FPGA VI on the FPGA target.
node_icon
Begins DMA data transfer between the FPGA target and the host computer.
node_icon
Ends the DMA data transfer between the FPGA target and the host computer.
node_icon
Unreserves the specified PXI trigger line.
node_icon
Waits for any number of interrupts you included in the compiled FPGA VI running on the FPGA target.
node_icon
Writes data to a Host to Target FIFO from the host VI.
node_icon
Transfer data from one target directly to another using peer-to-peer streaming.

Recently Viewed Topics