Table Of Contents

Accumulator (Clock-Driven Logic)

Last Modified: July 25, 2018

Generates adder-, subtractor-, and adder/subtractor-based accumulators operating on signed or unsigned input.

Inputs range from 1 to 256 bits wide. Outputs range from 1 to 258 bits.

On the Item tab, click Configure Xilinx IP to configure inputs and outputs for this node.

Need License: No

connector_pane_image

Where This Node Can Run:

Desktop OS: none

FPGA: All devices

Web Server: Not supported in VIs that run in a web application


Recently Viewed Topics