Table Of Contents

Xilinx Communication and Networking Nodes (Clock-Driven Logic)

Last Modified: January 12, 2018

Implement IP related to telecommunication and wireless applications.

node_icon
Implements a high-speed, compact convolutional encoder with a puncturing option.
node_icon
Implements either the Forney Convolutional or Rectangular Block type architecture.
node_icon
Provides a flexible and highly efficient solution to reduce the peak to average power ratio (PAR) of complex multi-carrier waveforms.
node_icon
Implements many different Reed-Solomon coding standards.
node_icon
Implements many different Reed-Solomon coding standards.
node_icon
Implements a fully synchronous Viterbi decoder, using a single clock.

Recently Viewed Topics