Table Of Contents

Color Filter Array Interpolation (Clock-Driven Logic)

Last Modified: August 28, 2017

Reconstructs RGB data from color image sensors equipped with a Bayer Color Filter Array.

On the Item tab, click Configure Xilinx IP to configure inputs and outputs for this node.

Need License: Yes

Interface: AXI4-Stream, AXI4-Lite

connector_pane_image

Where This Node Can Run:

Desktop OS: none

FPGA: All devices

Web Server: Not supported in VIs that run in a web application


Recently Viewed Topics