Table Of Contents

Binary Counter (Clock-Driven Logic)

Last Modified: August 28, 2017

Creates up counters, down counters, and up/down counters with output widths ranging up to 256 bits. The upper count limit is user programmable, and the increment value of the counter can either be user-defined or specified via an external input port.

On the Item tab, click Configure Xilinx IP to configure inputs and outputs for this node.

Need License: No

connector_pane_image

Where This Node Can Run:

Desktop OS: none

FPGA: All devices

Web Server: Not supported in VIs that run in a web application


Recently Viewed Topics