Table Of Contents

Delete from Array (G Dataflow)

Last Modified: January 9, 2017

Deletes a specified element or subarray of an array.

This node returns both the edited array and the deleted element or subarray.

connector_pane_image
datatype_icon

array

The array from which you want to delete element(s), row(s), column(s), page(s), and so on. This input is an n-dimension array of any type.

datatype_icon

length

Number of elements, rows, columns, or pages to delete.

Default: 1

datatype_icon

index

What you want to delete from the array, such as an element, row, column, or page.

When you wire an array to this node, the node resizes automatically to display index inputs for each dimension in the array. This node reduces the array in one dimension only, therefore, you can wire only one index input. For example, to delete a row in a 2D array, wire only the row index. To delete a column, wire only the column index.

If index is unwired, this node deletes from the end of the array.

Default: The index of the last element in the array.

datatype_icon

array with subset deleted

The array returned with the deleted element(s), row(s), column(s), or page(s).

datatype_icon

deleted portion

The deleted element or array.

Example array deleted portion Comments
3D array of dimensions 10x4x6 3D array of dimensions 2x4x6 containing the last 2 pages from array The outer dimension size of deleted portion is the value of length, and the inner dimension size(s) match that of array.
2D array of dimensions 8x5 1D array containing all elements from row 3 of array If you do not wire a value to length, deleted portion is an array of one less dimension than array containing the portion of the array deleted from array.
2D array of dimensions 6x3 2D array of dimensions 6x2 If you wire a value to length and a negative value to the index, deleted portion is an array with an outer dimension size of the value of length subtracted by the absolute value of the index.

Where This Node Can Run:

Desktop OS: Windows

FPGA: All devices (only within an Optimized FPGA VI)


Recently Viewed Topics