Table Of Contents

MT Convolutional Interleaver (Generic) (G Dataflow)

Last Modified: January 9, 2017

Performs the interleaving process with delays that you specify for each branch.

Each branch has different delays associated with it. Hence, the data input of each interleaver branch is delayed by a specific amount (the amount of delay in that branch) before the interleaver returns the data. A convolutional interleaver is twice as efficient as a block interleaver.

connector_pane_image
datatype_icon

data in

The input data to the interleaver.

datatype_icon

interleaver delays

The number of delays individually for each branch of the corresponding interleaver. The number of elements in this array determines the number of branches, and the value of each element denotes the delay for that branch. For example, if interleaver delays is [3,6,9,2], it implies that there are four branches; branch 0 has 3 delays, branch 1 has 6 delays, and so on.

spd-note-note
Note  

You must specify a value for this parameter.

datatype_icon

initial state

The shift register values when the convolutional interleaver begins operation.

datatype_icon

error in

Error conditions that occur before this node runs. The node responds to this input according to standard error behavior.

Default: no error

datatype_icon

reset?

A Boolean that determines whether to check the current input parameters. The current input parameters are always checked on the first run of this node.

TRUE Checks input parameters.
FALSE Does not check input parameters.

Default: TRUE

datatype_icon

data out

The convolutional interleaved data returned by this node.

datatype_icon

error out

Error information. The node produces this output according to standard error behavior.

Examples of Convolutional Interleaving and Deinterleaving

The following example demonstrates convolutional interleaving and deinterleaving. Let the data in be: x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, …

Interleaver Input Interleaver Output

D = unit delay in the path.

Assume for this example that the unit delay = 1, and the initial state shift registers are initialized with values of 0 for both the interleaver and the deinterleaver.

Interleaved Data: x0, 0, 0, 0, x4, x1, 0, 0, x8, x5, x2, 0, x12, x9, …

Deinterleaver Input Deinterleaver Output

Deinterleaved Data: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, …

Where This Node Can Run:

Desktop OS: Windows

FPGA: Not supported


Recently Viewed Topics