From 12:00 PM - 4:00 PM CST on Thursday, October 18, will be undergoing system upgrades that may result in temporary service interruption.

We appreciate your patience as we improve our online experience.

Table Of Contents

Clock-Driven Logic

Last Modified: February 5, 2016

Clock-Driven Logic allows you to create code that executes in one clock cycle at the rate you specify for the Clock-Driven Loop. Because the code maps directly to resources on the FPGA when you compile and depends on the timing of the Clock-Driven Loop, Clock-Driven Logic code can only run within a Clock-Driven Loop on the diagram of a VI targeted to an FPGA.

You program using Clock-Driven Logic in two places.

  1. Within the Clock-Driven Loop directly.
  2. Within a Clock-Driven Logic document (.gcdl), or subCDL, placed within the Clock-Driven Loop.

Recently Viewed Topics